URL https://opencores.org/ocsvn/sport/sport/trunk

Subversion Repositories sport

[/] [sport/] [trunk/] [syn/] [xilinx/] [ise/] [sport_top/] [_xmsgs/] [map.xmsgs] - Blame information for rev 7

Details | Compare with Previous | View Log





Logical network wb_dat_i<31> has no load.

 
The above info message is repeated 14 more times for the following (max. 5 shown):
wb_dat_i<30>,
wb_dat_i<29>,
wb_dat_i<28>,
wb_dat_i<27>,
wb_dat_i<26>
To see the details of these info messages, please use the -detail switch.

 
No environment variables are currently set.

 
All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.

 
The signal <DRxSEC_IBUF> is incomplete. The signal does not drive any load pins in the design.

 
The signal <DRxPRI_IBUF> is incomplete. The signal does not drive any load pins in the design.

 

 

Line No.	Rev	Author	Line
1	7	jeaander
2
7
8			`Logical network wb_dat_i<31> has no load.`
9
10
11			`The above info message is repeated 14 more times for the following (max. 5 shown):`
12			`wb_dat_i<30>,`
13			`wb_dat_i<29>,`
14			`wb_dat_i<28>,`
15			`wb_dat_i<27>,`
16			`wb_dat_i<26>`
17			`To see the details of these info messages, please use the -detail switch.`
18
19
20			`No environment variables are currently set.`
21
22
23			`All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.`
24
25
26			`The signal <DRxSEC_IBUF> is incomplete. The signal does not drive any load pins in the design.`
27
28
29			`The signal <DRxPRI_IBUF> is incomplete. The signal does not drive any load pins in the design.`
30
31
32
33

Browse

Tools

Subversion Repositories sport

[/] [sport/] [trunk/] [syn/] [xilinx/] [ise/] [sport_top/] [_xmsgs/] [map.xmsgs] - Blame information for rev 7