| 1 |
7 |
jeaander |
Release 14.7 Map P.20131013 (nt64)
|
| 2 |
|
|
Xilinx Map Application Log File for Design 'sport_top'
|
| 3 |
|
|
|
| 4 |
|
|
Design Information
|
| 5 |
|
|
------------------
|
| 6 |
|
|
Command Line : map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr
|
| 7 |
|
|
off -c 100 -o sport_top_map.ncd sport_top.ngd sport_top.pcf
|
| 8 |
|
|
Target Device : xc3s700an
|
| 9 |
|
|
Target Package : fgg484
|
| 10 |
|
|
Target Speed : -4
|
| 11 |
|
|
Mapper Version : spartan3a -- $Revision: 1.55 $
|
| 12 |
|
|
Mapped Date : Fri Feb 20 14:08:41 2015
|
| 13 |
|
|
|
| 14 |
|
|
Mapping design into LUTs...
|
| 15 |
|
|
Running directed packing...
|
| 16 |
|
|
Running delay-based LUT packing...
|
| 17 |
|
|
Running related packing...
|
| 18 |
|
|
Updating timing models...
|
| 19 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The signal
|
| 20 |
|
|
does not drive any load pins in the design.
|
| 21 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The signal
|
| 22 |
|
|
does not drive any load pins in the design.
|
| 23 |
|
|
|
| 24 |
|
|
Design Summary
|
| 25 |
|
|
--------------
|
| 26 |
|
|
|
| 27 |
|
|
Design Summary:
|
| 28 |
|
|
Number of errors: 0
|
| 29 |
|
|
Number of warnings: 2
|
| 30 |
|
|
Logic Utilization:
|
| 31 |
|
|
Number of Slice Flip Flops: 42 out of 11,776 1%
|
| 32 |
|
|
Number of 4 input LUTs: 42 out of 11,776 1%
|
| 33 |
|
|
Logic Distribution:
|
| 34 |
|
|
Number of occupied Slices: 41 out of 5,888 1%
|
| 35 |
|
|
Number of Slices containing only related logic: 41 out of 41 100%
|
| 36 |
|
|
Number of Slices containing unrelated logic: 0 out of 41 0%
|
| 37 |
|
|
*See NOTES below for an explanation of the effects of unrelated logic.
|
| 38 |
|
|
Total Number of 4 input LUTs: 51 out of 11,776 1%
|
| 39 |
|
|
Number used as logic: 42
|
| 40 |
|
|
Number used as a route-thru: 9
|
| 41 |
|
|
|
| 42 |
|
|
The Slice Logic Distribution report is not meaningful if the design is
|
| 43 |
|
|
over-mapped for a non-slice resource or if Placement fails.
|
| 44 |
|
|
|
| 45 |
|
|
Number of bonded IOBs: 76 out of 372 20%
|
| 46 |
|
|
IOB Flip Flops: 2
|
| 47 |
|
|
Number of BUFGMUXs: 3 out of 24 12%
|
| 48 |
|
|
|
| 49 |
|
|
Average Fanout of Non-Clock Nets: 2.40
|
| 50 |
|
|
|
| 51 |
|
|
Peak Memory Usage: 342 MB
|
| 52 |
|
|
Total REAL time to MAP completion: 15 secs
|
| 53 |
|
|
Total CPU time to MAP completion: 4 secs
|
| 54 |
|
|
|
| 55 |
|
|
NOTES:
|
| 56 |
|
|
|
| 57 |
|
|
Related logic is defined as being logic that shares connectivity - e.g. two
|
| 58 |
|
|
LUTs are "related" if they share common inputs. When assembling slices,
|
| 59 |
|
|
Map gives priority to combine logic that is related. Doing so results in
|
| 60 |
|
|
the best timing performance.
|
| 61 |
|
|
|
| 62 |
|
|
Unrelated logic shares no connectivity. Map will only begin packing
|
| 63 |
|
|
unrelated logic into a slice once 99% of the slices are occupied through
|
| 64 |
|
|
related logic packing.
|
| 65 |
|
|
|
| 66 |
|
|
Note that once logic distribution reaches the 99% level through related
|
| 67 |
|
|
logic packing, this does not mean the device is completely utilized.
|
| 68 |
|
|
Unrelated logic packing will then begin, continuing until all usable LUTs
|
| 69 |
|
|
and FFs are occupied. Depending on your timing budget, increased levels of
|
| 70 |
|
|
unrelated logic packing may adversely affect the overall timing performance
|
| 71 |
|
|
of your design.
|
| 72 |
|
|
|
| 73 |
|
|
Mapping completed.
|
| 74 |
|
|
See MAP report file "sport_top_map.mrp" for details.
|
