OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [UART_CTS_RTR/] [tb_UART_CTS_RTR.9x8] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 sinclairrf 
# Copyright 2014, Sinclair R.F., Inc.
2 
# Test bench for CTS/CTSn and RTR/RTRn signals for UART peripherals.
3 
 
4 
ARCHITECTURE    core/9x8 Verilog
5 
INSTRUCTION     256
6 
DATA_STACK      64
7 
RETURN_STACK    2
8 
 
9 
PARAMETER       G_CLK_FREQ_HZ   10_000_000
10 
PARAMETER       G_BAUD          1_000_000
11 
 
12 
PORTCOMMENT UART1 -- transmit only
13 
PERIPHERAL      UART_Tx outport=O_UART1_TX              \
14 
                        outstatus=I_UART1_TX_BUSY       \
15 
                        baudmethod=G_CLK_FREQ_HZ/G_BAUD \
16 
                        outsignal=o_uart1_tx            \
17 
                        CTS=i_uart1_cts                 \
18 
                        outFIFO=16
19 
 
20 
PORTCOMMENT UART2 -- bidirectional
21 
PERIPHERAL      UART    inport=I_UART2_RX               \
22 
                        outport=O_UART2_TX              \
23 
                        inempty=I_UART2_RX_EMPTY        \
24 
                        outstatus=I_UART2_TX_BUSY       \
25 
                        baudmethod=G_CLK_FREQ_HZ/G_BAUD \
26 
                        insignal=i_uart2_rx             \
27 
                        outsignal=o_uart2_tx            \
28 
                        RTR=o_uart2_rtr                 \
29 
                        CTSn=i_uart2_ctsn               \
30 
                        inFIFO=8                        \
31 
                        outFIFO=8
32 
 
33 
PORTCOMMENT UART3 -- bidirectional
34 
PERIPHERAL      UART    inport=I_UART3_RX               \
35 
                        outport=O_UART3_TX              \
36 
                        inempty=I_UART3_RX_EMPTY        \
37 
                        outstatus=I_UART3_TX_BUSY       \
38 
                        baudmethod=G_CLK_FREQ_HZ/G_BAUD \
39 
                        insignal=i_uart3_rx             \
40 
                        outsignal=o_uart3_tx            \
41 
                        RTRn=o_uart3_rtrn               \
42 
                        CTSn=i_uart3_ctsn               \
43 
                        inFIFO=8
44 
                        # no output FIFO!
45 
 
46 
PORTCOMMENT UART4 -- receive only
47 
PERIPHERAL      UART_Rx inport=I_UART4_RX               \
48 
                        inempty=I_UART4_RX_EMPTY        \
49 
                        baudmethod=G_CLK_FREQ_HZ/G_BAUD \
50 
                        insignal=i_uart4_rx             \
51 
                        RTRn=o_uart4_rtrn
52 
                        # no input FIFO!
53 
 
54 
PORTCOMMENT output data
55 
OUTPORT 8-bit,strobe o_data,o_data_wr O_DATA
56 
 
57 
PORTCOMMENT program termination
58 
OUTPORT 1-bit o_done O_DONE
59 
 
60 
ASSEMBLY tb_UART_CTS_RTR.s

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.