URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [big_outport/] [tb_big_outport.s] - Blame information for rev 2

Details | Compare with Previous | View Log


; Copyright 2013, Sinclair R.F., Inc.
;
; Test bench for big_output peripheral.
 
.main
 
  ; Write a 26-bit value.
  0x01 .outport(O_VB)
  0x02 .outport(O_VB)
  0x03 .outport(O_VB)
  0x04 .outport(O_VB)
  .outstrobe(O_WR_26BIT)
 
  ; Write an 18-bit value.
  0x10 0x20 0x03
  ${3-1} :loop swap .outport(O_VB) .jumpc(loop,1-) drop
  .outstrobe(O_WR_18BIT)
 
  ; Write a couple of 9-bit values.
  0x00 .outport(O_MIN)
  0x5A .outport(O_MIN)
  .outstrobe(O_WR_9BIT)
  0x01 .outport(O_MIN)
  0xA5 .outport(O_MIN)
  .outstrobe(O_WR_9BIT)
 
  ; Wait a few clock cycles.
  ${3-1} :wait .jumpc(wait,1-) drop
 
  ; Send the termination signal and then enter an infinite loop.
  1 .outport(O_DONE)
  :infinite .jump(infinite)

Line No.	Rev	Author	Line
1	2	sinclairrf	`; Copyright 2013, Sinclair R.F., Inc.`
2			`;`
3			`; Test bench for big_output peripheral.`
4
5			`.main`
6
7			`; Write a 26-bit value.`
8			`0x01 .outport(O_VB)`
9			`0x02 .outport(O_VB)`
10			`0x03 .outport(O_VB)`
11			`0x04 .outport(O_VB)`
12			`.outstrobe(O_WR_26BIT)`
13
14			`; Write an 18-bit value.`
15			`0x10 0x20 0x03`
16			`${3-1} :loop swap .outport(O_VB) .jumpc(loop,1-) drop`
17			`.outstrobe(O_WR_18BIT)`
18
19			`; Write a couple of 9-bit values.`
20			`0x00 .outport(O_MIN)`
21			`0x5A .outport(O_MIN)`
22			`.outstrobe(O_WR_9BIT)`
23			`0x01 .outport(O_MIN)`
24			`0xA5 .outport(O_MIN)`
25			`.outstrobe(O_WR_9BIT)`
26
27			`; Wait a few clock cycles.`
28			`${3-1} :wait .jumpc(wait,1-) drop`
29
30			`; Send the termination signal and then enter an infinite loop.`
31			`1 .outport(O_DONE)`
32			`:infinite .jump(infinite)`

Browse

Tools

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [big_outport/] [tb_big_outport.s] - Blame information for rev 2