OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [counter/] [tb_counter.s] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sinclairrf
; Copyright 2013, Sinclair R.F., Inc.
2
;
3
; Test bench for counter peripheral.
4
 
5
.main
6
 
7
  ; Run the test 4 times.
8
  ${4-1} :loop_run_test
9
    ; Wait a while
10
    ${3-1} :wait_outer 0xFF :wait_inner .jumpc(wait_inner,1-) drop .jumpc(wait_outer,1-) drop
11
    ; Read and output the narrow count.
12
    .inport(I_STROBE_NARROW) 0x00 .outport(O_DIAG_MSB) .outport(O_DIAG_LSB) .outstrobe(O_DIAG_WR)
13
    ; Latch, read, and output the wide count.
14
    .outstrobe(O_LATCH_STROBE_WIDE) .inport(I_STROBE_WIDE) .inport(I_STROBE_WIDE) .outport(O_DIAG_MSB) .outport(O_DIAG_LSB) .outstrobe(O_DIAG_WR)
15
  .jumpc(loop_run_test,1-) drop
16
 
17
  ; Signal termination and then wait forever.
18
  .outstrobe(O_DONE) :infinity .jump(infinity)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.