OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [interrupt/] [tb_interrupt.s] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 sinclairrf
; Copyright 2015, Sinclair R.F., Inc.
2
; Test bench for interrupt peripheral.
3
 
4
.main
5
 
6
  ; Enable the interrupts.
7
  .ena
8
 
9
  ; Test conditional calls and jumps.
10
  ${2-1} :loop_test
11
    .callc(test_call,nop)
12
  .jumpc(loop_test,1-) drop
13
 
14
  ; Test against interrupt disable instruction.
15
  .dis
16
 
17
  ; Wait forever.
18
  :infinite .jump(infinite)
19
 
20
.interrupt
21
  ; Return from the interrupt handler.
22
  .returni
23
 
24
.function test_call
25
  .return

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.