URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [tb/] [arch/] [arch-1mem.9x8] - Blame information for rev 2

Details | Compare with Previous | View Log


################################################################################
#
# Copyright 2012, Sinclair R.F., Inc.
#
# Architecture test -- single memory tests
#
################################################################################
 
ARCHITECTURE    core/9x8 Verilog
 
INSTRUCTION     2048
DATA_STACK      32
RETURN_STACK    32
@CONFIG@
 
PORTCOMMENT simulation completed strobe
OUTPORT         strobe  o_done_strobe   O_DONE_STROBE
 
PERIPHERAL      trace
 
ASSEMBLY        arch-1mem.s

Line No.	Rev	Author	Line
1	2	sinclairrf	`################################################################################`
2			`#`
3			`# Copyright 2012, Sinclair R.F., Inc.`
4			`#`
5			`# Architecture test -- single memory tests`
6			`#`
7			`################################################################################`
8
9			`ARCHITECTURE core/9x8 Verilog`
10
11			`INSTRUCTION 2048`
12			`DATA_STACK 32`
13			`RETURN_STACK 32`
14			`@CONFIG@`
15
16			`PORTCOMMENT simulation completed strobe`
17			`OUTPORT strobe o_done_strobe O_DONE_STROBE`
18
19			`PERIPHERAL trace`
20
21			`ASSEMBLY arch-1mem.s`

Browse

Tools

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [tb/] [arch/] [arch-1mem.9x8] - Blame information for rev 2