OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [tb/] [arch/] [arch-1mem.s] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sinclairrf
; Copyright 2012, Sinclair R.F., Inc.
2
;
3
; Test memory I/O
4
 
5
.memory RAM ram_a
6
.variable a 0*${size['ram_a']}
7
 
8
.main
9
 
10
  ; Write different, non-zero values to several memory locations.
11
  ${size['ram_a']/2} :loop_write 0xA5 over ^ over .store(ram_a) drop .jumpc(loop_write,0>>) drop
12
 
13
  ; Read these values.
14
  ${size['ram_a']/2} :loop_read dup .fetch(ram_a) drop .jumpc(loop_read,0>>) drop
15
 
16
  ; Terminate the simulation.
17
  .outstrobe(O_DONE_STROBE)
18
 
19
  ; Sit in an infinite loop.
20
  :infinite .jump(infinite)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.