OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [example/] [i2c/] [TMP100/] [uc/] [i2c_tmp100.9x8] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sinclairrf
# Copyright 2012, Sinclair R.F., Inc.
2
#
3
# Run a TI TMP100 I2C Temperature sensor.  Report the temperature once per
4
# second over a 9600 baud UART as a hex value.
5
 
6
ARCHITECTURE core/9x8 Verilog
7
 
8
INSTRUCTION     2048
9
DATA_STACK      32
10
RETURN_STACK    32
11
 
12
MEMORY          RAM ram 32
13
 
14
PORTCOMMENT     I2C bus
15
PERIPHERAL      open_drain      inport=I_SCL \
16
                                outport=O_SCL \
17
                                iosignal=io_scl
18
PERIPHERAL      open_drain      inport=I_SDA \
19
                                outport=O_SDA \
20
                                iosignal=io_sda
21
 
22
PORTCOMMENT     UART_Tx ports
23
PERIPHERAL      UART_Tx         outport=O_UART_TX \
24
                                outstatus=I_UART_TX \
25
                                baudmethod=97_000_000/9600
26
 
27
ASSEMBLY i2c_tmp100.s

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.