URL https://opencores.org/ocsvn/structural_vhdl/structural_vhdl/trunk

Subversion Repositories structural_vhdl

[/] [structural_vhdl/] [trunk/] [idea_machine/] [m32adder.vst] - Blame information for rev 4

Details | Compare with Previous | View Log


-- VHDL structural description generated from `m32adder`
--              date : Sat Sep  8 03:38:10 2001
 
 
-- Entity Declaration
 
ENTITY m32adder IS
  PORT (
  a : in BIT_VECTOR (31 DOWNTO 0);      -- a
  b : in BIT_VECTOR (31 DOWNTO 0);      -- b
  sum : out BIT_VECTOR (31 DOWNTO 0);   -- sum
  vdd : in BIT; -- vdd
  vss : in BIT  -- vss
  );
END m32adder;
 
-- Architecture Declaration
 
ARCHITECTURE VST OF m32adder IS
  COMPONENT halfadder_glopf
    port (
    a : in BIT; -- a
    b : in BIT; -- b
    cout : out BIT;     -- cout
    sout : out BIT;     -- sout
    vdd : in BIT;       -- vdd
    vss : in BIT        -- vss
    );
  END COMPONENT;
 
  COMPONENT fulladder_glopg
    port (
    a : in BIT; -- a
    b : in BIT; -- b
    cin : in BIT;       -- cin
    cout : out BIT;     -- cout
    sout : out BIT;     -- sout
    vdd : in BIT;       -- vdd
    vss : in BIT        -- vss
    );
  END COMPONENT;
 
  COMPONENT xr2_x1
    port (
    i0 : in BIT;        -- i0
    i1 : in BIT;        -- i1
    q : out BIT;        -- q
    vdd : in BIT;       -- vdd
    vss : in BIT        -- vss
    );
  END COMPONENT;
 
  SIGNAL cout0 : BIT;   -- cout0
  SIGNAL cout1 : BIT;   -- cout1
  SIGNAL cout10 : BIT;  -- cout10
  SIGNAL cout11 : BIT;  -- cout11
  SIGNAL cout12 : BIT;  -- cout12
  SIGNAL cout13 : BIT;  -- cout13
  SIGNAL cout14 : BIT;  -- cout14
  SIGNAL cout15 : BIT;  -- cout15
  SIGNAL cout16 : BIT;  -- cout16
  SIGNAL cout17 : BIT;  -- cout17
  SIGNAL cout18 : BIT;  -- cout18
  SIGNAL cout19 : BIT;  -- cout19
  SIGNAL cout2 : BIT;   -- cout2
  SIGNAL cout20 : BIT;  -- cout20
  SIGNAL cout21 : BIT;  -- cout21
  SIGNAL cout22 : BIT;  -- cout22
  SIGNAL cout23 : BIT;  -- cout23
  SIGNAL cout24 : BIT;  -- cout24
  SIGNAL cout25 : BIT;  -- cout25
  SIGNAL cout26 : BIT;  -- cout26
  SIGNAL cout27 : BIT;  -- cout27
  SIGNAL cout28 : BIT;  -- cout28
  SIGNAL cout29 : BIT;  -- cout29
  SIGNAL cout3 : BIT;   -- cout3
  SIGNAL cout30 : BIT;  -- cout30
  SIGNAL cout4 : BIT;   -- cout4
  SIGNAL cout5 : BIT;   -- cout5
  SIGNAL cout6 : BIT;   -- cout6
  SIGNAL cout7 : BIT;   -- cout7
  SIGNAL cout8 : BIT;   -- cout8
  SIGNAL cout9 : BIT;   -- cout9
  SIGNAL o_xr1 : BIT;   -- o_xr1
 
BEGIN
 
  halfadder : halfadder_glopf
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(0),
    cout => cout0,
    b => b(0),
    a => a(0));
  fulladder1 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(1),
    cout => cout1,
    cin => cout0,
    b => b(1),
    a => a(1));
  fulladder2 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(2),
    cout => cout2,
    cin => cout1,
    b => b(2),
    a => a(2));
  fulladder3 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(3),
    cout => cout3,
    cin => cout2,
    b => b(3),
    a => a(3));
  fulladder4 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(4),
    cout => cout4,
    cin => cout3,
    b => b(4),
    a => a(4));
  fulladder5 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(5),
    cout => cout5,
    cin => cout4,
    b => b(5),
    a => a(5));
  fulladder6 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(6),
    cout => cout6,
    cin => cout5,
    b => b(6),
    a => a(6));
  fulladder7 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(7),
    cout => cout7,
    cin => cout6,
    b => b(7),
    a => a(7));
  fulladder8 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(8),
    cout => cout8,
    cin => cout7,
    b => b(8),
    a => a(8));
  fulladder9 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(9),
    cout => cout9,
    cin => cout8,
    b => b(9),
    a => a(9));
  fulladder10 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(10),
    cout => cout10,
    cin => cout9,
    b => b(10),
    a => a(10));
  fulladder11 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(11),
    cout => cout11,
    cin => cout10,
    b => b(11),
    a => a(11));
  fulladder12 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(12),
    cout => cout12,
    cin => cout11,
    b => b(12),
    a => a(12));
  fulladder13 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(13),
    cout => cout13,
    cin => cout12,
    b => b(13),
    a => a(13));
  fulladder14 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(14),
    cout => cout14,
    cin => cout13,
    b => b(14),
    a => a(14));
  fulladder15 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(15),
    cout => cout15,
    cin => cout14,
    b => b(15),
    a => a(15));
  fulladder16 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(16),
    cout => cout16,
    cin => cout15,
    b => b(16),
    a => a(16));
  fulladder17 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(17),
    cout => cout17,
    cin => cout16,
    b => b(17),
    a => a(17));
  fulladder18 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(18),
    cout => cout18,
    cin => cout17,
    b => b(18),
    a => a(18));
  fulladder19 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(19),
    cout => cout19,
    cin => cout18,
    b => b(19),
    a => a(19));
  fulladder20 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(20),
    cout => cout20,
    cin => cout19,
    b => b(20),
    a => a(20));
  fulladder21 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(21),
    cout => cout21,
    cin => cout20,
    b => b(21),
    a => a(21));
  fulladder22 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(22),
    cout => cout22,
    cin => cout21,
    b => b(22),
    a => a(22));
  fulladder23 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(23),
    cout => cout23,
    cin => cout22,
    b => b(23),
    a => a(23));
  fulladder24 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(24),
    cout => cout24,
    cin => cout23,
    b => b(24),
    a => a(24));
  fulladder25 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(25),
    cout => cout25,
    cin => cout24,
    b => b(25),
    a => a(25));
  fulladder26 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(26),
    cout => cout26,
    cin => cout25,
    b => b(26),
    a => a(26));
  fulladder27 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(27),
    cout => cout27,
    cin => cout26,
    b => b(27),
    a => a(27));
  fulladder28 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(28),
    cout => cout28,
    cin => cout27,
    b => b(28),
    a => a(28));
  fulladder29 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(29),
    cout => cout29,
    cin => cout28,
    b => b(29),
    a => a(29));
  fulladder30 : fulladder_glopg
    PORT MAP (
    vss => vss,
    vdd => vdd,
    sout => sum(30),
    cout => cout30,
    cin => cout29,
    b => b(30),
    a => a(30));
  xr1 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => o_xr1,
    i1 => b(31),
    i0 => a(31));
  xr2 : xr2_x1
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => sum(31),
    i1 => cout30,
    i0 => o_xr1);
 
end VST;

Browse

Tools

Subversion Repositories structural_vhdl

[/] [structural_vhdl/] [trunk/] [idea_machine/] [m32adder.vst] - Blame information for rev 4

Line No.	Rev	Author	Line
1	2	marta	-- VHDL structural description generated from `m32adder`
2			`-- date : Sat Sep 8 03:38:10 2001`
3
4
5			`-- Entity Declaration`
6
7			`ENTITY m32adder IS`
8			`PORT (`
9			`a : in BIT_VECTOR (31 DOWNTO 0); -- a`
10			`b : in BIT_VECTOR (31 DOWNTO 0); -- b`
11			`sum : out BIT_VECTOR (31 DOWNTO 0); -- sum`
12			`vdd : in BIT; -- vdd`
13			`vss : in BIT -- vss`
14			`);`
15			`END m32adder;`
16
17			`-- Architecture Declaration`
18
19			`ARCHITECTURE VST OF m32adder IS`
20			`COMPONENT halfadder_glopf`
21			`port (`
22			`a : in BIT; -- a`
23			`b : in BIT; -- b`
24			`cout : out BIT; -- cout`
25			`sout : out BIT; -- sout`
26			`vdd : in BIT; -- vdd`
27			`vss : in BIT -- vss`
28			`);`
29			`END COMPONENT;`
30
31			`COMPONENT fulladder_glopg`
32			`port (`
33			`a : in BIT; -- a`
34			`b : in BIT; -- b`
35			`cin : in BIT; -- cin`
36			`cout : out BIT; -- cout`
37			`sout : out BIT; -- sout`
38			`vdd : in BIT; -- vdd`
39			`vss : in BIT -- vss`
40			`);`
41			`END COMPONENT;`
42
43			`COMPONENT xr2_x1`
44			`port (`
45			`i0 : in BIT; -- i0`
46			`i1 : in BIT; -- i1`
47			`q : out BIT; -- q`
48			`vdd : in BIT; -- vdd`
49			`vss : in BIT -- vss`
50			`);`
51			`END COMPONENT;`
52
53			`SIGNAL cout0 : BIT; -- cout0`
54			`SIGNAL cout1 : BIT; -- cout1`
55			`SIGNAL cout10 : BIT; -- cout10`
56			`SIGNAL cout11 : BIT; -- cout11`
57			`SIGNAL cout12 : BIT; -- cout12`
58			`SIGNAL cout13 : BIT; -- cout13`
59			`SIGNAL cout14 : BIT; -- cout14`
60			`SIGNAL cout15 : BIT; -- cout15`
61			`SIGNAL cout16 : BIT; -- cout16`
62			`SIGNAL cout17 : BIT; -- cout17`
63			`SIGNAL cout18 : BIT; -- cout18`
64			`SIGNAL cout19 : BIT; -- cout19`
65			`SIGNAL cout2 : BIT; -- cout2`
66			`SIGNAL cout20 : BIT; -- cout20`
67			`SIGNAL cout21 : BIT; -- cout21`
68			`SIGNAL cout22 : BIT; -- cout22`
69			`SIGNAL cout23 : BIT; -- cout23`
70			`SIGNAL cout24 : BIT; -- cout24`
71			`SIGNAL cout25 : BIT; -- cout25`
72			`SIGNAL cout26 : BIT; -- cout26`
73			`SIGNAL cout27 : BIT; -- cout27`
74			`SIGNAL cout28 : BIT; -- cout28`
75			`SIGNAL cout29 : BIT; -- cout29`
76			`SIGNAL cout3 : BIT; -- cout3`
77			`SIGNAL cout30 : BIT; -- cout30`
78			`SIGNAL cout4 : BIT; -- cout4`
79			`SIGNAL cout5 : BIT; -- cout5`
80			`SIGNAL cout6 : BIT; -- cout6`
81			`SIGNAL cout7 : BIT; -- cout7`
82			`SIGNAL cout8 : BIT; -- cout8`
83			`SIGNAL cout9 : BIT; -- cout9`
84			`SIGNAL o_xr1 : BIT; -- o_xr1`
85
86			`BEGIN`
87
88			`halfadder : halfadder_glopf`
89			`PORT MAP (`
90			`vss => vss,`
91			`vdd => vdd,`
92			`sout => sum(0),`
93			`cout => cout0,`
94			`b => b(0),`
95			`a => a(0));`
96			`fulladder1 : fulladder_glopg`
97			`PORT MAP (`
98			`vss => vss,`
99			`vdd => vdd,`
100			`sout => sum(1),`
101			`cout => cout1,`
102			`cin => cout0,`
103			`b => b(1),`
104			`a => a(1));`
105			`fulladder2 : fulladder_glopg`
106			`PORT MAP (`
107			`vss => vss,`
108			`vdd => vdd,`
109			`sout => sum(2),`
110			`cout => cout2,`
111			`cin => cout1,`
112			`b => b(2),`
113			`a => a(2));`
114			`fulladder3 : fulladder_glopg`
115			`PORT MAP (`
116			`vss => vss,`
117			`vdd => vdd,`
118			`sout => sum(3),`
119			`cout => cout3,`
120			`cin => cout2,`
121			`b => b(3),`
122			`a => a(3));`
123			`fulladder4 : fulladder_glopg`
124			`PORT MAP (`
125			`vss => vss,`
126			`vdd => vdd,`
127			`sout => sum(4),`
128			`cout => cout4,`
129			`cin => cout3,`
130			`b => b(4),`
131			`a => a(4));`
132			`fulladder5 : fulladder_glopg`
133			`PORT MAP (`
134			`vss => vss,`
135			`vdd => vdd,`
136			`sout => sum(5),`
137			`cout => cout5,`
138			`cin => cout4,`
139			`b => b(5),`
140			`a => a(5));`
141			`fulladder6 : fulladder_glopg`
142			`PORT MAP (`
143			`vss => vss,`
144			`vdd => vdd,`
145			`sout => sum(6),`
146			`cout => cout6,`
147			`cin => cout5,`
148			`b => b(6),`
149			`a => a(6));`
150			`fulladder7 : fulladder_glopg`
151			`PORT MAP (`
152			`vss => vss,`
153			`vdd => vdd,`
154			`sout => sum(7),`
155			`cout => cout7,`
156			`cin => cout6,`
157			`b => b(7),`
158			`a => a(7));`
159			`fulladder8 : fulladder_glopg`
160			`PORT MAP (`
161			`vss => vss,`
162			`vdd => vdd,`
163			`sout => sum(8),`
164			`cout => cout8,`
165			`cin => cout7,`
166			`b => b(8),`
167			`a => a(8));`
168			`fulladder9 : fulladder_glopg`
169			`PORT MAP (`
170			`vss => vss,`
171			`vdd => vdd,`
172			`sout => sum(9),`
173			`cout => cout9,`
174			`cin => cout8,`
175			`b => b(9),`
176			`a => a(9));`
177			`fulladder10 : fulladder_glopg`
178			`PORT MAP (`
179			`vss => vss,`
180			`vdd => vdd,`
181			`sout => sum(10),`
182			`cout => cout10,`
183			`cin => cout9,`
184			`b => b(10),`
185			`a => a(10));`
186			`fulladder11 : fulladder_glopg`
187			`PORT MAP (`
188			`vss => vss,`
189			`vdd => vdd,`
190			`sout => sum(11),`
191			`cout => cout11,`
192			`cin => cout10,`
193			`b => b(11),`
194			`a => a(11));`
195			`fulladder12 : fulladder_glopg`
196			`PORT MAP (`
197			`vss => vss,`
198			`vdd => vdd,`
199			`sout => sum(12),`
200			`cout => cout12,`
201			`cin => cout11,`
202			`b => b(12),`
203			`a => a(12));`
204			`fulladder13 : fulladder_glopg`
205			`PORT MAP (`
206			`vss => vss,`
207			`vdd => vdd,`
208			`sout => sum(13),`
209			`cout => cout13,`
210			`cin => cout12,`
211			`b => b(13),`
212			`a => a(13));`
213			`fulladder14 : fulladder_glopg`
214			`PORT MAP (`
215			`vss => vss,`
216			`vdd => vdd,`
217			`sout => sum(14),`
218			`cout => cout14,`
219			`cin => cout13,`
220			`b => b(14),`
221			`a => a(14));`
222			`fulladder15 : fulladder_glopg`
223			`PORT MAP (`
224			`vss => vss,`
225			`vdd => vdd,`
226			`sout => sum(15),`
227			`cout => cout15,`
228			`cin => cout14,`
229			`b => b(15),`
230			`a => a(15));`
231			`fulladder16 : fulladder_glopg`
232			`PORT MAP (`
233			`vss => vss,`
234			`vdd => vdd,`
235			`sout => sum(16),`
236			`cout => cout16,`
237			`cin => cout15,`
238			`b => b(16),`
239			`a => a(16));`
240			`fulladder17 : fulladder_glopg`
241			`PORT MAP (`
242			`vss => vss,`
243			`vdd => vdd,`
244			`sout => sum(17),`
245			`cout => cout17,`
246			`cin => cout16,`
247			`b => b(17),`
248			`a => a(17));`
249			`fulladder18 : fulladder_glopg`
250			`PORT MAP (`
251			`vss => vss,`
252			`vdd => vdd,`
253			`sout => sum(18),`
254			`cout => cout18,`
255			`cin => cout17,`
256			`b => b(18),`
257			`a => a(18));`
258			`fulladder19 : fulladder_glopg`
259			`PORT MAP (`
260			`vss => vss,`
261			`vdd => vdd,`
262			`sout => sum(19),`
263			`cout => cout19,`
264			`cin => cout18,`
265			`b => b(19),`
266			`a => a(19));`
267			`fulladder20 : fulladder_glopg`
268			`PORT MAP (`
269			`vss => vss,`
270			`vdd => vdd,`
271			`sout => sum(20),`
272			`cout => cout20,`
273			`cin => cout19,`
274			`b => b(20),`
275			`a => a(20));`
276			`fulladder21 : fulladder_glopg`
277			`PORT MAP (`
278			`vss => vss,`
279			`vdd => vdd,`
280			`sout => sum(21),`
281			`cout => cout21,`
282			`cin => cout20,`
283			`b => b(21),`
284			`a => a(21));`
285			`fulladder22 : fulladder_glopg`
286			`PORT MAP (`
287			`vss => vss,`
288			`vdd => vdd,`
289			`sout => sum(22),`
290			`cout => cout22,`
291			`cin => cout21,`
292			`b => b(22),`
293			`a => a(22));`
294			`fulladder23 : fulladder_glopg`
295			`PORT MAP (`
296			`vss => vss,`
297			`vdd => vdd,`
298			`sout => sum(23),`
299			`cout => cout23,`
300			`cin => cout22,`
301			`b => b(23),`
302			`a => a(23));`
303			`fulladder24 : fulladder_glopg`
304			`PORT MAP (`
305			`vss => vss,`
306			`vdd => vdd,`
307			`sout => sum(24),`
308			`cout => cout24,`
309			`cin => cout23,`
310			`b => b(24),`
311			`a => a(24));`
312			`fulladder25 : fulladder_glopg`
313			`PORT MAP (`
314			`vss => vss,`
315			`vdd => vdd,`
316			`sout => sum(25),`
317			`cout => cout25,`
318			`cin => cout24,`
319			`b => b(25),`
320			`a => a(25));`
321			`fulladder26 : fulladder_glopg`
322			`PORT MAP (`
323			`vss => vss,`
324			`vdd => vdd,`
325			`sout => sum(26),`
326			`cout => cout26,`
327			`cin => cout25,`
328			`b => b(26),`
329			`a => a(26));`
330			`fulladder27 : fulladder_glopg`
331			`PORT MAP (`
332			`vss => vss,`
333			`vdd => vdd,`
334			`sout => sum(27),`
335			`cout => cout27,`
336			`cin => cout26,`
337			`b => b(27),`
338			`a => a(27));`
339			`fulladder28 : fulladder_glopg`
340			`PORT MAP (`
341			`vss => vss,`
342			`vdd => vdd,`
343			`sout => sum(28),`
344			`cout => cout28,`
345			`cin => cout27,`
346			`b => b(28),`
347			`a => a(28));`
348			`fulladder29 : fulladder_glopg`
349			`PORT MAP (`
350			`vss => vss,`
351			`vdd => vdd,`
352			`sout => sum(29),`
353			`cout => cout29,`
354			`cin => cout28,`
355			`b => b(29),`
356			`a => a(29));`
357			`fulladder30 : fulladder_glopg`
358			`PORT MAP (`
359			`vss => vss,`
360			`vdd => vdd,`
361			`sout => sum(30),`
362			`cout => cout30,`
363			`cin => cout29,`
364			`b => b(30),`
365			`a => a(30));`
366			`xr1 : xr2_x1`
367			`PORT MAP (`
368			`vss => vss,`
369			`vdd => vdd,`
370			`q => o_xr1,`
371			`i1 => b(31),`
372			`i0 => a(31));`
373			`xr2 : xr2_x1`
374			`PORT MAP (`
375			`vss => vss,`
376			`vdd => vdd,`
377			`q => sum(31),`
378			`i1 => cout30,`
379			`i0 => o_xr1);`
380
381			`end VST;`