URL https://opencores.org/ocsvn/structural_vhdl/structural_vhdl/trunk

Subversion Repositories structural_vhdl

[/] [structural_vhdl/] [trunk/] [key_regulator/] [leftshiftregister5.vst] - Blame information for rev 4

Details | Compare with Previous | View Log


-- VHDL structural description generated from `leftshiftregister5`
--              date : Tue Jul 31 10:16:46 2001
 
 
-- Entity Declaration
 
ENTITY leftshiftregister5 IS
  PORT (
  p : in BIT_VECTOR (16 DOWNTO 0);      -- p
  q : in BIT;   -- q
  r : out BIT_VECTOR (33 DOWNTO 0);     -- r
  vdd : in BIT; -- vdd
  vss : in BIT  -- vss
  );
END leftshiftregister5;
 
-- Architecture Declaration
 
ARCHITECTURE VST OF leftshiftregister5 IS
  COMPONENT a2_x2
    port (
    i0 : in BIT;        -- i0
    i1 : in BIT;        -- i1
    q : out BIT;        -- q
    vdd : in BIT;       -- vdd
    vss : in BIT        -- vss
    );
  END COMPONENT;
 
  COMPONENT zero_x0
    port (
    nq : out BIT;       -- nq
    vdd : in BIT;       -- vdd
    vss : in BIT        -- vss
    );
  END COMPONENT;
 
 
BEGIN
 
  r_0 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(0));
  r_1 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(1));
  r_2 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(2));
  r_3 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(3));
  r_4 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(4));
  r_5 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(5),
    i1 => p(0),
    i0 => q);
  r_6 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(6),
    i1 => p(1),
    i0 => q);
  r_7 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(7),
    i1 => p(2),
    i0 => q);
  r_8 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(8),
    i1 => p(3),
    i0 => q);
  r_9 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(9),
    i1 => p(4),
    i0 => q);
  r_10 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(10),
    i1 => p(5),
    i0 => q);
  r_11 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(11),
    i1 => p(6),
    i0 => q);
  r_12 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(12),
    i1 => p(7),
    i0 => q);
  r_13 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(13),
    i1 => p(8),
    i0 => q);
  r_14 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(14),
    i1 => p(9),
    i0 => q);
  r_15 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(15),
    i1 => p(10),
    i0 => q);
  r_16 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(16),
    i1 => p(11),
    i0 => q);
  r_17 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(17),
    i1 => p(12),
    i0 => q);
  r_18 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(18),
    i1 => p(13),
    i0 => q);
  r_19 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(19),
    i1 => p(14),
    i0 => q);
  r_20 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(20),
    i1 => p(15),
    i0 => q);
  r_21 : a2_x2
    PORT MAP (
    vss => vss,
    vdd => vdd,
    q => r(21),
    i1 => p(16),
    i0 => q);
  r_22 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(22));
  r_23 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(23));
  r_24 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(24));
  r_25 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(25));
  r_26 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(26));
  r_27 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(27));
  r_28 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(28));
  r_29 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(29));
  r_30 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(30));
  r_31 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(31));
  r_32 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(32));
  r_33 : zero_x0
    PORT MAP (
    vss => vss,
    vdd => vdd,
    nq => r(33));
 
end VST;

Browse

Tools

Subversion Repositories structural_vhdl

[/] [structural_vhdl/] [trunk/] [key_regulator/] [leftshiftregister5.vst] - Blame information for rev 4

Line No.	Rev	Author	Line
1	2	marta	-- VHDL structural description generated from `leftshiftregister5`
2			`-- date : Tue Jul 31 10:16:46 2001`
3
4
5			`-- Entity Declaration`
6
7			`ENTITY leftshiftregister5 IS`
8			`PORT (`
9			`p : in BIT_VECTOR (16 DOWNTO 0); -- p`
10			`q : in BIT; -- q`
11			`r : out BIT_VECTOR (33 DOWNTO 0); -- r`
12			`vdd : in BIT; -- vdd`
13			`vss : in BIT -- vss`
14			`);`
15			`END leftshiftregister5;`
16
17			`-- Architecture Declaration`
18
19			`ARCHITECTURE VST OF leftshiftregister5 IS`
20			`COMPONENT a2_x2`
21			`port (`
22			`i0 : in BIT; -- i0`
23			`i1 : in BIT; -- i1`
24			`q : out BIT; -- q`
25			`vdd : in BIT; -- vdd`
26			`vss : in BIT -- vss`
27			`);`
28			`END COMPONENT;`
29
30			`COMPONENT zero_x0`
31			`port (`
32			`nq : out BIT; -- nq`
33			`vdd : in BIT; -- vdd`
34			`vss : in BIT -- vss`
35			`);`
36			`END COMPONENT;`
37
38
39			`BEGIN`
40
41			`r_0 : zero_x0`
42			`PORT MAP (`
43			`vss => vss,`
44			`vdd => vdd,`
45			`nq => r(0));`
46			`r_1 : zero_x0`
47			`PORT MAP (`
48			`vss => vss,`
49			`vdd => vdd,`
50			`nq => r(1));`
51			`r_2 : zero_x0`
52			`PORT MAP (`
53			`vss => vss,`
54			`vdd => vdd,`
55			`nq => r(2));`
56			`r_3 : zero_x0`
57			`PORT MAP (`
58			`vss => vss,`
59			`vdd => vdd,`
60			`nq => r(3));`
61			`r_4 : zero_x0`
62			`PORT MAP (`
63			`vss => vss,`
64			`vdd => vdd,`
65			`nq => r(4));`
66			`r_5 : a2_x2`
67			`PORT MAP (`
68			`vss => vss,`
69			`vdd => vdd,`
70			`q => r(5),`
71			`i1 => p(0),`
72			`i0 => q);`
73			`r_6 : a2_x2`
74			`PORT MAP (`
75			`vss => vss,`
76			`vdd => vdd,`
77			`q => r(6),`
78			`i1 => p(1),`
79			`i0 => q);`
80			`r_7 : a2_x2`
81			`PORT MAP (`
82			`vss => vss,`
83			`vdd => vdd,`
84			`q => r(7),`
85			`i1 => p(2),`
86			`i0 => q);`
87			`r_8 : a2_x2`
88			`PORT MAP (`
89			`vss => vss,`
90			`vdd => vdd,`
91			`q => r(8),`
92			`i1 => p(3),`
93			`i0 => q);`
94			`r_9 : a2_x2`
95			`PORT MAP (`
96			`vss => vss,`
97			`vdd => vdd,`
98			`q => r(9),`
99			`i1 => p(4),`
100			`i0 => q);`
101			`r_10 : a2_x2`
102			`PORT MAP (`
103			`vss => vss,`
104			`vdd => vdd,`
105			`q => r(10),`
106			`i1 => p(5),`
107			`i0 => q);`
108			`r_11 : a2_x2`
109			`PORT MAP (`
110			`vss => vss,`
111			`vdd => vdd,`
112			`q => r(11),`
113			`i1 => p(6),`
114			`i0 => q);`
115			`r_12 : a2_x2`
116			`PORT MAP (`
117			`vss => vss,`
118			`vdd => vdd,`
119			`q => r(12),`
120			`i1 => p(7),`
121			`i0 => q);`
122			`r_13 : a2_x2`
123			`PORT MAP (`
124			`vss => vss,`
125			`vdd => vdd,`
126			`q => r(13),`
127			`i1 => p(8),`
128			`i0 => q);`
129			`r_14 : a2_x2`
130			`PORT MAP (`
131			`vss => vss,`
132			`vdd => vdd,`
133			`q => r(14),`
134			`i1 => p(9),`
135			`i0 => q);`
136			`r_15 : a2_x2`
137			`PORT MAP (`
138			`vss => vss,`
139			`vdd => vdd,`
140			`q => r(15),`
141			`i1 => p(10),`
142			`i0 => q);`
143			`r_16 : a2_x2`
144			`PORT MAP (`
145			`vss => vss,`
146			`vdd => vdd,`
147			`q => r(16),`
148			`i1 => p(11),`
149			`i0 => q);`
150			`r_17 : a2_x2`
151			`PORT MAP (`
152			`vss => vss,`
153			`vdd => vdd,`
154			`q => r(17),`
155			`i1 => p(12),`
156			`i0 => q);`
157			`r_18 : a2_x2`
158			`PORT MAP (`
159			`vss => vss,`
160			`vdd => vdd,`
161			`q => r(18),`
162			`i1 => p(13),`
163			`i0 => q);`
164			`r_19 : a2_x2`
165			`PORT MAP (`
166			`vss => vss,`
167			`vdd => vdd,`
168			`q => r(19),`
169			`i1 => p(14),`
170			`i0 => q);`
171			`r_20 : a2_x2`
172			`PORT MAP (`
173			`vss => vss,`
174			`vdd => vdd,`
175			`q => r(20),`
176			`i1 => p(15),`
177			`i0 => q);`
178			`r_21 : a2_x2`
179			`PORT MAP (`
180			`vss => vss,`
181			`vdd => vdd,`
182			`q => r(21),`
183			`i1 => p(16),`
184			`i0 => q);`
185			`r_22 : zero_x0`
186			`PORT MAP (`
187			`vss => vss,`
188			`vdd => vdd,`
189			`nq => r(22));`
190			`r_23 : zero_x0`
191			`PORT MAP (`
192			`vss => vss,`
193			`vdd => vdd,`
194			`nq => r(23));`
195			`r_24 : zero_x0`
196			`PORT MAP (`
197			`vss => vss,`
198			`vdd => vdd,`
199			`nq => r(24));`
200			`r_25 : zero_x0`
201			`PORT MAP (`
202			`vss => vss,`
203			`vdd => vdd,`
204			`nq => r(25));`
205			`r_26 : zero_x0`
206			`PORT MAP (`
207			`vss => vss,`
208			`vdd => vdd,`
209			`nq => r(26));`
210			`r_27 : zero_x0`
211			`PORT MAP (`
212			`vss => vss,`
213			`vdd => vdd,`
214			`nq => r(27));`
215			`r_28 : zero_x0`
216			`PORT MAP (`
217			`vss => vss,`
218			`vdd => vdd,`
219			`nq => r(28));`
220			`r_29 : zero_x0`
221			`PORT MAP (`
222			`vss => vss,`
223			`vdd => vdd,`
224			`nq => r(29));`
225			`r_30 : zero_x0`
226			`PORT MAP (`
227			`vss => vss,`
228			`vdd => vdd,`
229			`nq => r(30));`
230			`r_31 : zero_x0`
231			`PORT MAP (`
232			`vss => vss,`
233			`vdd => vdd,`
234			`nq => r(31));`
235			`r_32 : zero_x0`
236			`PORT MAP (`
237			`vss => vss,`
238			`vdd => vdd,`
239			`nq => r(32));`
240			`r_33 : zero_x0`
241			`PORT MAP (`
242			`vss => vss,`
243			`vdd => vdd,`
244			`nq => r(33));`
245
246			`end VST;`