OpenCores
URL https://opencores.org/ocsvn/sv_dir_tb/sv_dir_tb/trunk

Subversion Repositories sv_dir_tb

[/] [sv_dir_tb/] [trunk/] [examples/] [internal/] [sv/] [cpu_mod.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sckoarn
 
2
module cpu_mod (
3
  rst_n, // reset not
4
  clk,   // input clock
5
  addr,  // address
6
  datai,  // data in
7
  datao,  // data out
8
  w_n,   // Write  not
9
  ack    // ack 
10
);
11
 
12
input         rst_n;
13
input         clk;
14
output        w_n;
15
output [31:0] addr;
16
output [31:0] datao;
17
input  [31:0] datai;
18
input         ack;
19
 
20
 
21
wire  tack;
22
wire  trst_n;
23
 
24
 
25
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.