OpenCores
URL https://opencores.org/ocsvn/system05/system05/trunk

Subversion Repositories system05

[/] [system05/] [trunk/] [rtl/] [vhdl/] [System05.npl] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dilbert57 
JDF G
2 
// Created by Project Navigator ver 1.0
3 
PROJECT System05
4 
DESIGN system05
5 
DEVFAM spartan2e
6 
DEVFAMTIME 1085921812
7 
DEVICE xc2s300e
8 
DEVICETIME 1085921812
9 
DEVPKG pq208
10 
DEVPKGTIME 315558000
11 
DEVSPEED -7
12 
DEVSPEEDTIME 1085921812
13 
DEVTOPLEVELMODULETYPE HDL
14 
TOPLEVELMODULETYPETIME 0
15 
DEVSYNTHESISTOOL XST (VHDL/Verilog)
16 
SYNTHESISTOOLTIME 0
17 
DEVSIMULATOR Modelsim
18 
SIMULATORTIME 0
19 
DEVGENERATEDSIMULATIONMODEL VHDL
20 
GENERATEDSIMULATIONMODELTIME 0
21 
SOURCE ioport.vhd
22 
SOURCE bsetrom.vhd
23 
SOURCE System05.vhd
24 
SOURCE timer.vhd
25 
SOURCE bclrrom.vhd
26 
SOURCE bootrom.vhd
27 
SOURCE cpu05.vhd
28 
SOURCE miniUART3.vhd
29 
SOURCE rxunit3.vhd
30 
SOURCE txunit3.vhd
31 
STIMULUS miniuart_tb.vhd
32 
STIMULUS System05_tb.vhd
33 
DEPASSOC system05 system05.ucf
34 
[STATUS-ALL]
35 
system05.bitgenGroup=OK,1085933331
36 
[STRATEGY-LIST]
37 
Normal=True

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.