1 |
2 |
hiroshi |
# -------------------------------------------------------------------------- #
|
2 |
|
|
#
|
3 |
|
|
# Copyright (C) 1991-2010 Altera Corporation
|
4 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
5 |
|
|
# and other software and tools, and its AMPP partner logic
|
6 |
|
|
# functions, and any output files from any of the foregoing
|
7 |
|
|
# (including device programming or simulation files), and any
|
8 |
|
|
# associated documentation or information are expressly subject
|
9 |
|
|
# to the terms and conditions of the Altera Program License
|
10 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
11 |
|
|
# Agreement, or other applicable license agreement, including,
|
12 |
|
|
# without limitation, that your use is for the sole purpose of
|
13 |
|
|
# programming logic devices manufactured by Altera and sold by
|
14 |
|
|
# Altera or its authorized distributors. Please refer to the
|
15 |
|
|
# applicable agreement for further details.
|
16 |
|
|
#
|
17 |
|
|
# -------------------------------------------------------------------------- #
|
18 |
|
|
#
|
19 |
|
|
# Quartus II
|
20 |
|
|
# Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
|
21 |
|
|
# Date created = 20:55:27 March 09, 2010
|
22 |
|
|
#
|
23 |
|
|
# -------------------------------------------------------------------------- #
|
24 |
|
|
#
|
25 |
|
|
# Notes:
|
26 |
|
|
#
|
27 |
|
|
# 1) The default values for assignments are stored in the file:
|
28 |
|
|
# uart_top_assignment_defaults.qdf
|
29 |
|
|
# If this file doesn't exist, see file:
|
30 |
|
|
# assignment_defaults.qdf
|
31 |
|
|
#
|
32 |
|
|
# 2) Altera recommends that you do not modify this file. This
|
33 |
|
|
# file is updated automatically by the Quartus II software
|
34 |
|
|
# and any changes you make may be lost or overwritten.
|
35 |
|
|
#
|
36 |
|
|
# -------------------------------------------------------------------------- #
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
40 |
|
|
set_global_assignment -name DEVICE AUTO
|
41 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY uart_top
|
42 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP1"
|
43 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:55:27 MARCH 09, 2010"
|
44 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP1"
|
45 |
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
|
46 |
|
|
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
|
47 |
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
|
48 |
|
|
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
|
49 |
|
|
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
|
50 |
|
|
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
|
51 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
52 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
53 |
|
|
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
|
54 |
|
|
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
|
55 |
|
|
set_global_assignment -name FMAX_REQUIREMENT "50 MHz"
|
56 |
|
|
set_global_assignment -name FMAX_REQUIREMENT "50 MHz" -section_id clk_sys
|
57 |
|
|
set_instance_assignment -name CLOCK_SETTINGS clk_sys -to clk_i
|
58 |
|
|
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER OFF
|
59 |
|
|
set_global_assignment -name VERILOG_MACRO "SYN="
|
60 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_16550_rll.sv
|
61 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/fifo_interface.sv
|
62 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_package.sv
|
63 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/fifo_package.sv
|
64 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_baud.sv
|
65 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_noize_shaver.sv
|
66 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../bench/uart_top.sv
|
67 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_transmitter.sv
|
68 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_codec_state.sv
|
69 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_fifo.sv
|
70 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_interface.sv
|
71 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_receiver.sv
|
72 |
|
|
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/uart_register.sv
|
73 |
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|