OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [tags/] [rel_1_1/] [sw/] [verif/] [include/] [Makefile.core] - Blame information for rev 62

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 arniml
 
2
SIM_DIR   = $(PROJECT_DIR)/sim/rtl_sim
3
VERIF_DIR = $(PROJECT_DIR)/sw/verif
4
 
5
# determine allowed targets
6 62 arniml
TARGETS = $(wildcard t4* int)
7 2 arniml
 
8
.PHONY: all
9
all: $(TARGETS)
10
 
11
.PHONY: t41x
12
t41x: $(SIM_DIR)/rom_41x.hex
13
 
14
.PHONY: t42x
15 16 arniml
t42x: $(SIM_DIR)/rom_42x.hex
16 2 arniml
 
17 62 arniml
.PHONY: int
18
int: $(SIM_DIR)/rom_42x.hex
19
 
20 2 arniml
$(SIM_DIR)/rom_41x.hex: $(MODULE)_41x.p
21
        p2hex $< $@
22
 
23
$(SIM_DIR)/rom_42x.hex: $(MODULE)_42x.p
24
        p2hex $< $@
25
 
26
$(MODULE)_41x.p: $(MODULE).asm
27
        asl -i $(VERIF_DIR)/include -cpu COP410 -L \
28
            -o $(MODULE)_41x.p -olist $(MODULE)_41x.lst $<
29
 
30
$(MODULE)_42x.p: $(MODULE).asm
31
        asl -i $(VERIF_DIR)/include -cpu COP420 -L \
32
            -o $(MODULE)_42x.p -olist $(MODULE)_42x.lst $<
33
 
34
.PHONY: clean
35
clean:
36
        rm -f *.p *~ *.lst

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.