OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [KNOWN_BUGS] - Blame information for rev 139

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 105 arniml
 
2
Known bugs of the T48 uController core
3
======================================
4 139 arniml
Version: $Date: 2004-10-24 09:13:06 $
5 105 arniml
 
6
 
7 139 arniml
Release 0.4 BETA
8
----------------
9
 
10
*******************************************************************************
11
P1 constantly in push-pull mode in t8048
12
 
13
Port P1 is constantly driven by an active push-pull driver instead of an
14
open-collector driver type. This inhibits using any bit of P1 in input
15
direction.
16
 
17
Fixed in:
18
t8048.vhd 1.4
19
Fix will be included in next release.
20
 
21
 
22
 
23 135 arniml
Release 0.3 BETA
24
----------------
25
 
26
*******************************************************************************
27 139 arniml
P1 constantly in push-pull mode in t8048
28
 
29
See above.
30
 
31
*******************************************************************************
32 135 arniml
PSENn Timing
33
 
34
PSENn is erroneously activated during read or write from external memory when
35
the read and write strobe signals RDn and WRn are active. This happens when
36
code is executed from external Program Memory.
37
 
38
The problem lies in the decoder module where the PSENn signal is generated
39
based on the current machine cycle.
40
 
41
Fixed in decoder.vhd 1.15
42
Added waveform check for PSENn in if_timing.vhd 1.3
43
New regression test: white_box/psen_rd_wr_timing
44
Fix will be included in next release.
45
 
46
 
47
 
48 117 arniml
Release 0.2 BETA
49
----------------
50
 
51
*******************************************************************************
52 139 arniml
P1 constantly in push-pull mode in t8048
53
 
54
See above.
55
 
56
*******************************************************************************
57 135 arniml
PSENn Timing
58
 
59
See above.
60
 
61
*******************************************************************************
62 117 arniml
Program Memory bank can be switched during interrupt
63
 
64
During an interrupt service routine (i.e. after vectoring to location 3 or 7
65
of the Program Memory and befor executing the RETR instruction) the Program
66
Memory bank can be switched by executing a JMP or CALL instruction. These
67
instructions honour the current state of the Program Memory Bank Flag and thus
68
switch the Program Memory bank upon execution.
69
 
70 121 arniml
Fixed in:
71
int.vhd 1.2
72
decoder.vhd 1.14
73
Updated regression test:
74
black_box/mb/int
75
Fix will be included in next release.
76 117 arniml
 
77
 
78 121 arniml
 
79 105 arniml
Release 0.1 BETA
80
----------------
81
 
82 117 arniml
*******************************************************************************
83 135 arniml
PSENn Timing
84
 
85
See above.
86
 
87
*******************************************************************************
88 117 arniml
Program Memory bank can be switched during interrupt
89
 
90
See above.
91
 
92 105 arniml
******************************************************************************
93 109 arniml
External Program Memory ignored when EA = 0
94
 
95
The external Program Memory is always ignored when EA = 0 with the t8048 system
96
toplevel. Desired behaviour is to access external Program Memory when code
97
has to be fetched from an address location that is outside the internal
98
Program Memory.
99
 
100
Fixed in t8048.vhd 1.3
101
Fix will be included in next release.
102
 
103
******************************************************************************
104 105 arniml
ANL and ORL to P2 read port status instead of port output register
105
 
106
The ANL and ORL instructions for P2 read the port status and apply the logical
107
operation on this value. Instead, they should read the port output register
108
and operate on this value.
109
 
110
Fixed in p2.vhd 1.5
111
Regression test:
112
white_box/p2_port_reg_conflict
113
Fix will be included in next release.
114
 
115
******************************************************************************
116
Counter is not incremented
117
 
118
When in counter mode, the timer/counter module does not increment upon a
119
falling edge of T1. Reason is a typo in the code for the edge detection signal
120
t1_inc_s - it will never become true.
121
 
122
Fixed in timer.vhd 1.3
123
Regression tests:
124
black_box/cnt/cnt
125
black_box/cnt/int
126
Fix will be included in next release.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.