1 |
105 |
arniml |
|
2 |
|
|
Known bugs of the T48 uController core
|
3 |
|
|
======================================
|
4 |
175 |
arniml |
Version: $Date: 2005-06-08 19:23:24 $
|
5 |
105 |
arniml |
|
6 |
|
|
|
7 |
163 |
arniml |
Release 0.5 BETA
|
8 |
|
|
----------------
|
9 |
|
|
|
10 |
|
|
*******************************************************************************
|
11 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
12 |
|
|
|
13 |
|
|
The current implementation of the Program Counter allows that the MSB (bit 11)
|
14 |
|
|
is modifed when the PC increments at address 07FFh linear code execution. This
|
15 |
|
|
is contrary to the description found in "The Expanded MCS-48 System" which
|
16 |
|
|
states that bit 11 is only altered by JMP and CALL/RET but not by normal
|
17 |
|
|
increment.
|
18 |
|
|
|
19 |
|
|
Fixed in:
|
20 |
|
|
pmem_crtl.vhd 1.4
|
21 |
|
|
New regression test: white_box/pc_wrap_bit11
|
22 |
|
|
Fix will be included in next release.
|
23 |
|
|
|
24 |
|
|
*******************************************************************************
|
25 |
163 |
arniml |
Wrong clock applied to T0
|
26 |
|
|
|
27 |
|
|
After executing the 'ENT0 CLK' instruction, the internal clock (XTAL divided
|
28 |
|
|
by 3) should be applied to T0.
|
29 |
|
|
The t48_core applies clk_i to T0. This is equal to XTAL in the current
|
30 |
|
|
implementation of t8048 and others. Therefore, the clock at T0 is three times
|
31 |
|
|
faster than specified.
|
32 |
|
|
|
33 |
|
|
Fixed in:
|
34 |
|
|
clock_ctrl.vhd 1.7
|
35 |
|
|
t48_core.vhd 1.8
|
36 |
|
|
Fix will be included in next release.
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
|
40 |
139 |
arniml |
Release 0.4 BETA
|
41 |
|
|
----------------
|
42 |
|
|
|
43 |
|
|
*******************************************************************************
|
44 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
45 |
|
|
|
46 |
|
|
See above.
|
47 |
|
|
|
48 |
|
|
*******************************************************************************
|
49 |
163 |
arniml |
Wrong clock applied to T0
|
50 |
|
|
|
51 |
|
|
See above.
|
52 |
|
|
|
53 |
|
|
*******************************************************************************
|
54 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
55 |
|
|
|
56 |
|
|
The control signals RD' and WR' are not asserted when the instructions INS A,
|
57 |
|
|
BUS and OUTL BUS, A are executed. The BUS is read or written but the control
|
58 |
|
|
signals are missing.
|
59 |
|
|
|
60 |
|
|
Fixed in:
|
61 |
|
|
decoder.vhd 1.16
|
62 |
|
|
Fix will be included in next release.
|
63 |
|
|
|
64 |
|
|
*******************************************************************************
|
65 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
66 |
|
|
|
67 |
|
|
Port P1 is constantly driven by an active push-pull driver instead of an
|
68 |
|
|
open-collector driver type. This inhibits using any bit of P1 in input
|
69 |
|
|
direction.
|
70 |
|
|
|
71 |
|
|
Fixed in:
|
72 |
|
|
t8048.vhd 1.4
|
73 |
|
|
Fix will be included in next release.
|
74 |
|
|
|
75 |
|
|
|
76 |
|
|
|
77 |
135 |
arniml |
Release 0.3 BETA
|
78 |
|
|
----------------
|
79 |
|
|
|
80 |
|
|
*******************************************************************************
|
81 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
82 |
|
|
|
83 |
|
|
See above.
|
84 |
|
|
|
85 |
|
|
*******************************************************************************
|
86 |
163 |
arniml |
Wrong clock applied to T0
|
87 |
|
|
|
88 |
|
|
See above.
|
89 |
|
|
|
90 |
|
|
*******************************************************************************
|
91 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
92 |
|
|
|
93 |
|
|
See above.
|
94 |
|
|
|
95 |
|
|
*******************************************************************************
|
96 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
97 |
|
|
|
98 |
|
|
See above.
|
99 |
|
|
|
100 |
|
|
*******************************************************************************
|
101 |
135 |
arniml |
PSENn Timing
|
102 |
|
|
|
103 |
|
|
PSENn is erroneously activated during read or write from external memory when
|
104 |
|
|
the read and write strobe signals RDn and WRn are active. This happens when
|
105 |
|
|
code is executed from external Program Memory.
|
106 |
|
|
|
107 |
|
|
The problem lies in the decoder module where the PSENn signal is generated
|
108 |
|
|
based on the current machine cycle.
|
109 |
|
|
|
110 |
|
|
Fixed in decoder.vhd 1.15
|
111 |
|
|
Added waveform check for PSENn in if_timing.vhd 1.3
|
112 |
|
|
New regression test: white_box/psen_rd_wr_timing
|
113 |
|
|
Fix will be included in next release.
|
114 |
|
|
|
115 |
|
|
|
116 |
|
|
|
117 |
117 |
arniml |
Release 0.2 BETA
|
118 |
|
|
----------------
|
119 |
|
|
|
120 |
|
|
*******************************************************************************
|
121 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
122 |
|
|
|
123 |
|
|
See above.
|
124 |
|
|
|
125 |
|
|
*******************************************************************************
|
126 |
163 |
arniml |
Wrong clock applied to T0
|
127 |
|
|
|
128 |
|
|
See above.
|
129 |
|
|
|
130 |
|
|
*******************************************************************************
|
131 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
132 |
|
|
|
133 |
|
|
See above.
|
134 |
|
|
|
135 |
|
|
*******************************************************************************
|
136 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
137 |
|
|
|
138 |
|
|
See above.
|
139 |
|
|
|
140 |
|
|
*******************************************************************************
|
141 |
135 |
arniml |
PSENn Timing
|
142 |
|
|
|
143 |
|
|
See above.
|
144 |
|
|
|
145 |
|
|
*******************************************************************************
|
146 |
117 |
arniml |
Program Memory bank can be switched during interrupt
|
147 |
|
|
|
148 |
|
|
During an interrupt service routine (i.e. after vectoring to location 3 or 7
|
149 |
|
|
of the Program Memory and befor executing the RETR instruction) the Program
|
150 |
|
|
Memory bank can be switched by executing a JMP or CALL instruction. These
|
151 |
|
|
instructions honour the current state of the Program Memory Bank Flag and thus
|
152 |
|
|
switch the Program Memory bank upon execution.
|
153 |
|
|
|
154 |
121 |
arniml |
Fixed in:
|
155 |
|
|
int.vhd 1.2
|
156 |
|
|
decoder.vhd 1.14
|
157 |
|
|
Updated regression test:
|
158 |
|
|
black_box/mb/int
|
159 |
|
|
Fix will be included in next release.
|
160 |
117 |
arniml |
|
161 |
|
|
|
162 |
121 |
arniml |
|
163 |
105 |
arniml |
Release 0.1 BETA
|
164 |
|
|
----------------
|
165 |
|
|
|
166 |
117 |
arniml |
*******************************************************************************
|
167 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
168 |
|
|
|
169 |
|
|
See above.
|
170 |
|
|
|
171 |
|
|
*******************************************************************************
|
172 |
163 |
arniml |
Wrong clock applied to T0
|
173 |
|
|
|
174 |
|
|
See above.
|
175 |
|
|
|
176 |
|
|
*******************************************************************************
|
177 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
178 |
|
|
|
179 |
|
|
See above.
|
180 |
|
|
|
181 |
|
|
*******************************************************************************
|
182 |
135 |
arniml |
PSENn Timing
|
183 |
|
|
|
184 |
|
|
See above.
|
185 |
|
|
|
186 |
|
|
*******************************************************************************
|
187 |
117 |
arniml |
Program Memory bank can be switched during interrupt
|
188 |
|
|
|
189 |
|
|
See above.
|
190 |
|
|
|
191 |
105 |
arniml |
******************************************************************************
|
192 |
109 |
arniml |
External Program Memory ignored when EA = 0
|
193 |
|
|
|
194 |
|
|
The external Program Memory is always ignored when EA = 0 with the t8048 system
|
195 |
|
|
toplevel. Desired behaviour is to access external Program Memory when code
|
196 |
|
|
has to be fetched from an address location that is outside the internal
|
197 |
|
|
Program Memory.
|
198 |
|
|
|
199 |
|
|
Fixed in t8048.vhd 1.3
|
200 |
|
|
Fix will be included in next release.
|
201 |
|
|
|
202 |
|
|
******************************************************************************
|
203 |
105 |
arniml |
ANL and ORL to P2 read port status instead of port output register
|
204 |
|
|
|
205 |
|
|
The ANL and ORL instructions for P2 read the port status and apply the logical
|
206 |
|
|
operation on this value. Instead, they should read the port output register
|
207 |
|
|
and operate on this value.
|
208 |
|
|
|
209 |
|
|
Fixed in p2.vhd 1.5
|
210 |
|
|
Regression test:
|
211 |
|
|
white_box/p2_port_reg_conflict
|
212 |
|
|
Fix will be included in next release.
|
213 |
|
|
|
214 |
|
|
******************************************************************************
|
215 |
|
|
Counter is not incremented
|
216 |
|
|
|
217 |
|
|
When in counter mode, the timer/counter module does not increment upon a
|
218 |
|
|
falling edge of T1. Reason is a typo in the code for the edge detection signal
|
219 |
|
|
t1_inc_s - it will never become true.
|
220 |
|
|
|
221 |
|
|
Fixed in timer.vhd 1.3
|
222 |
|
|
Regression tests:
|
223 |
|
|
black_box/cnt/cnt
|
224 |
|
|
black_box/cnt/int
|
225 |
|
|
Fix will be included in next release.
|