OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] [verif/] [black_box/] [mov/] [a_rr/] [data_num/] [test.asm] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 arniml 
        ;; *******************************************************************
2 
        ;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:16 arniml Exp $
3 
        ;;
4 
        ;; Test MOV A, Rr for RB0 with 2*r.
5 
        ;; *******************************************************************
6 
 
7 
        INCLUDE "cpu.inc"
8 
        INCLUDE "pass_fail.inc"
9 
 
10 
        ORG     0
11 
 
12 
        ;; Start of test
13 
        mov     a, #0x00
14 
        mov     r0, #0xfe
15 
        mov     r1, #0xfd
16 
        mov     r2, #0xfb
17 
        mov     r3, #0xf7
18 
        mov     r4, #0xef
19 
        mov     r5, #0xdf
20 
        mov     r6, #0xbf
21 
        mov     r7, #0x7f
22 
 
23 
        mov     a, r0
24 
        jz      fail
25 
        jb0     fail
26 
 
27 
        mov     a, r1
28 
        jb1     fail
29 
 
30 
        mov     a, r2
31 
        jb2     fail
32 
 
33 
        mov     a, r3
34 
        jb3     fail
35 
 
36 
        mov     a, r4
37 
        jb4     fail
38 
 
39 
        mov     a, r5
40 
        jb5     fail
41 
 
42 
        mov     a, r6
43 
        jb6     fail
44 
 
45 
        mov     a, r7
46 
        jb7     fail
47 
 
48 
pass:   PASS
49 
 
50 
fail:   FAIL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.