OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [rtl/] [vhdl/] [decoder-c.vhd] - Blame information for rev 292

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 arniml
-------------------------------------------------------------------------------
2
--
3
-- The Decoder unit.
4
-- It decodes the instruction opcodes and executes them.
5
--
6
-- $Id: decoder-c.vhd,v 1.1 2004-03-23 21:31:52 arniml Exp $
7
--
8
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
9
--
10
-- All rights reserved
11
--
12
-------------------------------------------------------------------------------
13
 
14
configuration decoder_rtl_c0 of decoder is
15
 
16
  for rtl
17
 
18
    for opc_decoder_b: opc_decoder
19
      use configuration work.opc_decoder_rtl_c0;
20
    end for;
21
 
22
    for int_b: int
23
      use configuration work.int_rtl_c0;
24
    end for;
25
 
26
  end for;
27
 
28
end decoder_rtl_c0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.