URL
https://opencores.org/ocsvn/t48/t48/trunk
[/] [t48/] [tags/] [rel_0_5_beta/] [CHANGELOG] - Blame information for rev 335
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
147 |
arniml |
|
2 |
|
|
Change log for the T48 uController core
|
3 |
|
|
=======================================
|
4 |
|
|
Version: $Date: 2004-10-26 21:41:38 $
|
5 |
|
|
|
6 |
|
|
|
7 |
|
|
Release 0.5 BETA
|
8 |
|
|
----------------
|
9 |
|
|
|
10 |
|
|
* Bugfix for "P1 constantly in push-pull mode in t8048"
|
11 |
|
|
Applied in t8048.vhd 1.3
|
12 |
|
|
|
13 |
|
|
* Bugfix for "RD' and WR' not asserted for INS A, BUS and OUTL BUS, A"
|
14 |
|
|
Applied in decoder.vhd 1.16
|
15 |
|
|
db_bus.vhd 1.3
|
16 |
|
|
Updated testcase black_box/ins.
|
17 |
|
|
|
18 |
|
|
* P1, P2 and BUS are written during the first instruction cycle of the
|
19 |
|
|
OUTL instruction. This matches the descirption in the User Manual.
|
20 |
|
|
The previous implementation updated these ports at the end of the
|
21 |
|
|
second instruction cycle.
|
22 |
|
|
Applied in decoder.vhd 1.16
|
23 |
|
|
|
24 |
|
|
* Shifted deassertion of RD and WR to end of XTAL3 of machine state 2.
|
25 |
|
|
The previous deassertion at the end of XTAL2 was not according to the
|
26 |
|
|
User Manual. Their rising edge can now be used as a read/write strobe.
|
27 |
|
|
On the other hand, PROG is still deasserted at the end of XTAL3. This
|
28 |
|
|
is needed to for the rising edge of PROG within valid P2 expander data.
|
29 |
|
|
Applied in clock_ctrl.vhd 1.6
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.