OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [rtl/] [vhdl/] [opc_decoder-c.vhd] - Blame information for rev 292

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 arniml
-------------------------------------------------------------------------------
2
--
3
-- The Opcode Decoder.
4
-- Derives instruction mnemonics and multicycle information
5
-- using the OPC table unit.
6
--
7
-- $Id: opc_decoder-c.vhd,v 1.1 2004-03-23 21:31:52 arniml Exp $
8
--
9
-- All rights reserved
10
--
11
-------------------------------------------------------------------------------
12
 
13
configuration opc_decoder_rtl_c0 of opc_decoder is
14
 
15
  for rtl
16
 
17
    for opc_table_b: opc_table
18
      use configuration work.opc_table_rtl_c0;
19
    end for;
20
 
21
  end for;
22
 
23
end opc_decoder_rtl_c0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.