OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [sw/] [dump_compare.signals] - Blame information for rev 292

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 69 arniml
.t48_core_b.decoder_b.istrobe_q
2 47 arniml
.t48_core_b.pmem_ctrl_b.program_counter_q[11:0]
3
.t48_core_b.alu_b.accumulator_q[7:0]
4
.t48_core_b.psw_b.sp_q[2:0]
5
.t48_core_b.psw_b.psw_s[7:0]
6
.t48_core_b.use_db_bus.db_bus_b.bus_q[7:0]
7
.t48_core_b.decoder_b.f1_q
8
.t48_core_b.use_p1.p1_b.p1_q[7:0]
9
.t48_core_b.use_p2.p2_b.p2_q[7:0]
10
.t48_core_b.decoder_b.mb_q
11
.ram_256.ram_b.data_tmp[7:0]
12
.ram_256.ram_b.address_tmp[7:0]
13
.ram_256.ram_b.we_tmp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.