1 |
105 |
arniml |
|
2 |
|
|
Known bugs of the T48 uController core
|
3 |
|
|
======================================
|
4 |
260 |
arniml |
Version: $Date: 2006-07-14 01:11:13 $
|
5 |
|
|
$Name: not supported by cvs2svn $
|
6 |
105 |
arniml |
|
7 |
|
|
|
8 |
250 |
arniml |
Release 0.6.1 BETA
|
9 |
|
|
------------------
|
10 |
|
|
|
11 |
|
|
*******************************************************************************
|
12 |
|
|
Deassertion of PROG too early
|
13 |
|
|
|
14 |
|
|
PROG is deasserted in XTAL2 cycle which might lead to read data being already
|
15 |
|
|
invalid (tri-stated) when the core samples P2[3:0] at the end of XTAL3.
|
16 |
|
|
|
17 |
|
|
Fixed in:
|
18 |
|
|
clock_ctrl.vhd 1.12
|
19 |
|
|
Fix will be included in next release.
|
20 |
|
|
|
21 |
|
|
|
22 |
|
|
|
23 |
212 |
arniml |
Release 0.6 BETA
|
24 |
|
|
----------------
|
25 |
|
|
|
26 |
|
|
*******************************************************************************
|
27 |
250 |
arniml |
Deassertion of PROG too early
|
28 |
|
|
|
29 |
|
|
See above.
|
30 |
|
|
|
31 |
|
|
*******************************************************************************
|
32 |
212 |
arniml |
P2 Port value restored after expander access
|
33 |
|
|
|
34 |
|
|
After access to expander interface (ANLD Pp; MOVD A,Pp; MOVD Pp,A; ORLD Pp)
|
35 |
|
|
the port value of P2 is restored. This is wrong according to chapter "Port 2
|
36 |
|
|
Operations" of the "Expanded MCS-48 System" manual. It states that previously
|
37 |
|
|
latched I/O information will be removed and not restored.
|
38 |
|
|
|
39 |
|
|
Fixed in:
|
40 |
|
|
p2.vhd 1.8
|
41 |
|
|
Fix will be included in next release.
|
42 |
|
|
|
43 |
|
|
*******************************************************************************
|
44 |
|
|
Problem when INT and JMP
|
45 |
|
|
|
46 |
|
|
When code is executed from Memory Bank 1, the injected CALL triggered by the
|
47 |
|
|
interrupt does not always vector to address 3. This happens because of a bus
|
48 |
|
|
collision between the decoder unit and the db_bus unit. The resulting address
|
49 |
|
|
can be either:
|
50 |
|
|
* 000h, 001h, 002h, 003h for external and timer interrupt
|
51 |
|
|
* 004h, 005h, 006h, 007h for timer interrupt
|
52 |
|
|
|
53 |
|
|
The problem was introduced in release 0.6 BETA when the glitch on PCH was
|
54 |
|
|
fixed.
|
55 |
|
|
|
56 |
|
|
Fixed in:
|
57 |
|
|
decoder.vhd 1.21
|
58 |
|
|
New regression test: int_on_mb1
|
59 |
|
|
Fix will be included in next release.
|
60 |
|
|
|
61 |
|
|
|
62 |
|
|
|
63 |
163 |
arniml |
Release 0.5 BETA
|
64 |
|
|
----------------
|
65 |
|
|
|
66 |
|
|
*******************************************************************************
|
67 |
250 |
arniml |
Deassertion of PROG too early
|
68 |
|
|
|
69 |
|
|
See above.
|
70 |
|
|
|
71 |
|
|
*******************************************************************************
|
72 |
212 |
arniml |
P2 Port value restored after expander access
|
73 |
|
|
|
74 |
|
|
See above.
|
75 |
|
|
|
76 |
|
|
*******************************************************************************
|
77 |
189 |
arniml |
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
|
78 |
|
|
|
79 |
|
|
An interrupt occuring during the execution of a JMP instruction, forces bit 11
|
80 |
|
|
of the target address to 0. This corrupts target addresses that are located in
|
81 |
|
|
Program Memory Bank 1.
|
82 |
|
|
|
83 |
|
|
Fixed in:
|
84 |
|
|
int.vhd 1.5
|
85 |
|
|
New regression test: white_box/int_on_int
|
86 |
|
|
Fix will be included in next release.
|
87 |
|
|
|
88 |
|
|
*******************************************************************************
|
89 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
90 |
|
|
|
91 |
|
|
The current implementation of the Program Counter allows that the MSB (bit 11)
|
92 |
|
|
is modifed when the PC increments at address 07FFh linear code execution. This
|
93 |
|
|
is contrary to the description found in "The Expanded MCS-48 System" which
|
94 |
|
|
states that bit 11 is only altered by JMP and CALL/RET but not by normal
|
95 |
|
|
increment.
|
96 |
|
|
|
97 |
|
|
Fixed in:
|
98 |
|
|
pmem_crtl.vhd 1.4
|
99 |
|
|
New regression test: white_box/pc_wrap_bit11
|
100 |
|
|
Fix will be included in next release.
|
101 |
|
|
|
102 |
|
|
*******************************************************************************
|
103 |
163 |
arniml |
Wrong clock applied to T0
|
104 |
|
|
|
105 |
|
|
After executing the 'ENT0 CLK' instruction, the internal clock (XTAL divided
|
106 |
|
|
by 3) should be applied to T0.
|
107 |
|
|
The t48_core applies clk_i to T0. This is equal to XTAL in the current
|
108 |
|
|
implementation of t8048 and others. Therefore, the clock at T0 is three times
|
109 |
|
|
faster than specified.
|
110 |
|
|
|
111 |
|
|
Fixed in:
|
112 |
|
|
clock_ctrl.vhd 1.7
|
113 |
|
|
t48_core.vhd 1.8
|
114 |
|
|
Fix will be included in next release.
|
115 |
|
|
|
116 |
|
|
|
117 |
|
|
|
118 |
139 |
arniml |
Release 0.4 BETA
|
119 |
|
|
----------------
|
120 |
|
|
|
121 |
|
|
*******************************************************************************
|
122 |
212 |
arniml |
P2 Port value restored after expander access
|
123 |
|
|
|
124 |
|
|
See above.
|
125 |
|
|
|
126 |
|
|
*******************************************************************************
|
127 |
189 |
arniml |
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
|
128 |
|
|
|
129 |
|
|
See above.
|
130 |
|
|
|
131 |
|
|
*******************************************************************************
|
132 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
133 |
|
|
|
134 |
|
|
See above.
|
135 |
|
|
|
136 |
|
|
*******************************************************************************
|
137 |
163 |
arniml |
Wrong clock applied to T0
|
138 |
|
|
|
139 |
|
|
See above.
|
140 |
|
|
|
141 |
|
|
*******************************************************************************
|
142 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
143 |
|
|
|
144 |
|
|
The control signals RD' and WR' are not asserted when the instructions INS A,
|
145 |
|
|
BUS and OUTL BUS, A are executed. The BUS is read or written but the control
|
146 |
|
|
signals are missing.
|
147 |
|
|
|
148 |
|
|
Fixed in:
|
149 |
|
|
decoder.vhd 1.16
|
150 |
|
|
Fix will be included in next release.
|
151 |
|
|
|
152 |
|
|
*******************************************************************************
|
153 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
154 |
|
|
|
155 |
|
|
Port P1 is constantly driven by an active push-pull driver instead of an
|
156 |
|
|
open-collector driver type. This inhibits using any bit of P1 in input
|
157 |
|
|
direction.
|
158 |
|
|
|
159 |
|
|
Fixed in:
|
160 |
|
|
t8048.vhd 1.4
|
161 |
|
|
Fix will be included in next release.
|
162 |
|
|
|
163 |
|
|
|
164 |
|
|
|
165 |
135 |
arniml |
Release 0.3 BETA
|
166 |
|
|
----------------
|
167 |
|
|
|
168 |
|
|
*******************************************************************************
|
169 |
212 |
arniml |
P2 Port value restored after expander access
|
170 |
|
|
|
171 |
|
|
See above.
|
172 |
|
|
|
173 |
|
|
*******************************************************************************
|
174 |
189 |
arniml |
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
|
175 |
|
|
|
176 |
|
|
See above.
|
177 |
|
|
|
178 |
|
|
*******************************************************************************
|
179 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
180 |
|
|
|
181 |
|
|
See above.
|
182 |
|
|
|
183 |
|
|
*******************************************************************************
|
184 |
163 |
arniml |
Wrong clock applied to T0
|
185 |
|
|
|
186 |
|
|
See above.
|
187 |
|
|
|
188 |
|
|
*******************************************************************************
|
189 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
190 |
|
|
|
191 |
|
|
See above.
|
192 |
|
|
|
193 |
|
|
*******************************************************************************
|
194 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
195 |
|
|
|
196 |
|
|
See above.
|
197 |
|
|
|
198 |
|
|
*******************************************************************************
|
199 |
135 |
arniml |
PSENn Timing
|
200 |
|
|
|
201 |
|
|
PSENn is erroneously activated during read or write from external memory when
|
202 |
|
|
the read and write strobe signals RDn and WRn are active. This happens when
|
203 |
|
|
code is executed from external Program Memory.
|
204 |
|
|
|
205 |
|
|
The problem lies in the decoder module where the PSENn signal is generated
|
206 |
|
|
based on the current machine cycle.
|
207 |
|
|
|
208 |
|
|
Fixed in decoder.vhd 1.15
|
209 |
|
|
Added waveform check for PSENn in if_timing.vhd 1.3
|
210 |
|
|
New regression test: white_box/psen_rd_wr_timing
|
211 |
|
|
Fix will be included in next release.
|
212 |
|
|
|
213 |
|
|
|
214 |
|
|
|
215 |
117 |
arniml |
Release 0.2 BETA
|
216 |
|
|
----------------
|
217 |
|
|
|
218 |
|
|
*******************************************************************************
|
219 |
212 |
arniml |
P2 Port value restored after expander access
|
220 |
|
|
|
221 |
|
|
See above.
|
222 |
|
|
|
223 |
|
|
*******************************************************************************
|
224 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
225 |
|
|
|
226 |
|
|
See above.
|
227 |
|
|
|
228 |
|
|
*******************************************************************************
|
229 |
163 |
arniml |
Wrong clock applied to T0
|
230 |
|
|
|
231 |
|
|
See above.
|
232 |
|
|
|
233 |
|
|
*******************************************************************************
|
234 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
235 |
|
|
|
236 |
|
|
See above.
|
237 |
|
|
|
238 |
|
|
*******************************************************************************
|
239 |
139 |
arniml |
P1 constantly in push-pull mode in t8048
|
240 |
|
|
|
241 |
|
|
See above.
|
242 |
|
|
|
243 |
|
|
*******************************************************************************
|
244 |
135 |
arniml |
PSENn Timing
|
245 |
|
|
|
246 |
|
|
See above.
|
247 |
|
|
|
248 |
|
|
*******************************************************************************
|
249 |
117 |
arniml |
Program Memory bank can be switched during interrupt
|
250 |
|
|
|
251 |
|
|
During an interrupt service routine (i.e. after vectoring to location 3 or 7
|
252 |
|
|
of the Program Memory and befor executing the RETR instruction) the Program
|
253 |
|
|
Memory bank can be switched by executing a JMP or CALL instruction. These
|
254 |
|
|
instructions honour the current state of the Program Memory Bank Flag and thus
|
255 |
|
|
switch the Program Memory bank upon execution.
|
256 |
|
|
|
257 |
121 |
arniml |
Fixed in:
|
258 |
|
|
int.vhd 1.2
|
259 |
|
|
decoder.vhd 1.14
|
260 |
|
|
Updated regression test:
|
261 |
|
|
black_box/mb/int
|
262 |
|
|
Fix will be included in next release.
|
263 |
117 |
arniml |
|
264 |
|
|
|
265 |
121 |
arniml |
|
266 |
105 |
arniml |
Release 0.1 BETA
|
267 |
|
|
----------------
|
268 |
|
|
|
269 |
117 |
arniml |
*******************************************************************************
|
270 |
212 |
arniml |
P2 Port value restored after expander access
|
271 |
|
|
|
272 |
|
|
See above.
|
273 |
|
|
|
274 |
|
|
*******************************************************************************
|
275 |
175 |
arniml |
MSB of Program Counter changed upon PC increment
|
276 |
|
|
|
277 |
|
|
See above.
|
278 |
|
|
|
279 |
|
|
*******************************************************************************
|
280 |
163 |
arniml |
Wrong clock applied to T0
|
281 |
|
|
|
282 |
|
|
See above.
|
283 |
|
|
|
284 |
|
|
*******************************************************************************
|
285 |
146 |
arniml |
RD' and WR' not asserted for INS A, BUS and OUTL BUS, A
|
286 |
|
|
|
287 |
|
|
See above.
|
288 |
|
|
|
289 |
|
|
*******************************************************************************
|
290 |
135 |
arniml |
PSENn Timing
|
291 |
|
|
|
292 |
|
|
See above.
|
293 |
|
|
|
294 |
|
|
*******************************************************************************
|
295 |
117 |
arniml |
Program Memory bank can be switched during interrupt
|
296 |
|
|
|
297 |
|
|
See above.
|
298 |
|
|
|
299 |
105 |
arniml |
******************************************************************************
|
300 |
109 |
arniml |
External Program Memory ignored when EA = 0
|
301 |
|
|
|
302 |
|
|
The external Program Memory is always ignored when EA = 0 with the t8048 system
|
303 |
|
|
toplevel. Desired behaviour is to access external Program Memory when code
|
304 |
|
|
has to be fetched from an address location that is outside the internal
|
305 |
|
|
Program Memory.
|
306 |
|
|
|
307 |
|
|
Fixed in t8048.vhd 1.3
|
308 |
|
|
Fix will be included in next release.
|
309 |
|
|
|
310 |
|
|
******************************************************************************
|
311 |
105 |
arniml |
ANL and ORL to P2 read port status instead of port output register
|
312 |
|
|
|
313 |
|
|
The ANL and ORL instructions for P2 read the port status and apply the logical
|
314 |
|
|
operation on this value. Instead, they should read the port output register
|
315 |
|
|
and operate on this value.
|
316 |
|
|
|
317 |
|
|
Fixed in p2.vhd 1.5
|
318 |
|
|
Regression test:
|
319 |
|
|
white_box/p2_port_reg_conflict
|
320 |
|
|
Fix will be included in next release.
|
321 |
|
|
|
322 |
|
|
******************************************************************************
|
323 |
|
|
Counter is not incremented
|
324 |
|
|
|
325 |
|
|
When in counter mode, the timer/counter module does not increment upon a
|
326 |
|
|
falling edge of T1. Reason is a typo in the code for the edge detection signal
|
327 |
|
|
t1_inc_s - it will never become true.
|
328 |
|
|
|
329 |
|
|
Fixed in timer.vhd 1.3
|
330 |
|
|
Regression tests:
|
331 |
|
|
black_box/cnt/cnt
|
332 |
|
|
black_box/cnt/int
|
333 |
|
|
Fix will be included in next release.
|