OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sw/] [verif/] [black_box/] [addc/] [ind_rr/] [test.asm] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 arniml 
        ;; *******************************************************************
2 
        ;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:17 arniml Exp $
3 
        ;;
4 
        ;; Test ADDC A, @ Rr.
5 
        ;; *******************************************************************
6 
 
7 
        INCLUDE "cpu.inc"
8 
        INCLUDE "pass_fail.inc"
9 
 
10 
testADDC        MACRO   val
11 
        jmp     goon
12 
        ALIGN   040H
13 
goon:   mov     a, #val
14 
        addc    a, @r0
15 
        jnz     fail
16 
        jnc     fail
17 
        mov     a, #val
18 
        addc    a, @r0
19 
        dec     a
20 
        jnz     fail
21 
        jnc     fail
22 
        clr     c
23 
        ;;
24 
        mov     a, #val
25 
        addc    a, @r1
26 
        jnz     fail
27 
        jnc     fail
28 
        mov     a, #val
29 
        addc    a, @r1
30 
        dec     a
31 
        jnz     fail
32 
        jnc     fail
33 
        clr     c
34 
        jmp     pass
35 
        ;;
36 
fail:   FAIL
37 
pass:
38 
        ENDM
39 
 
40 
        ORG     0
41 
 
42 
        ;; Start of test
43 
        mov     r0, #010H
44 
        mov     r1, #020H
45 
        mov     a, #0FEH
46 
        mov     @r0, a
47 
        mov     @r1, a
48 
        inc     r0
49 
        inc     r1
50 
        mov     a, #0FDH
51 
        mov     @r0, a
52 
        mov     @r1, a
53 
        inc     r0
54 
        inc     r1
55 
        mov     a, #0FBH
56 
        mov     @r0, a
57 
        mov     @r1, a
58 
        inc     r0
59 
        inc     r1
60 
        mov     a, #0F7H
61 
        mov     @r0, a
62 
        mov     @r1, a
63 
        inc     r0
64 
        inc     r1
65 
        mov     a, #0EFH
66 
        mov     @r0, a
67 
        mov     @r1, a
68 
        inc     r0
69 
        inc     r1
70 
        mov     a, #0DFH
71 
        mov     @r0, a
72 
        mov     @r1, a
73 
        inc     r0
74 
        inc     r1
75 
        mov     a, #0BFH
76 
        mov     @r0, a
77 
        mov     @r1, a
78 
        inc     r0
79 
        inc     r1
80 
        mov     a, #07FH
81 
        mov     @r0, a
82 
        mov     @r1, a
83 
 
84 
        ;;
85 
        mov     r0, #00FH
86 
        mov     r1, #01FH
87 
 
88 
        testADDC        002H
89 
        testADDC        003H
90 
        testADDC        005H
91 
        testADDC        009H
92 
        testADDC        011H
93 
        testADDC        021H
94 
        testADDC        041H
95 
        testADDC        081H
96 
 
97 
pass:   PASS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.