OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sw/] [verif/] [black_box/] [movx/] [test.asm] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 arniml 
        ;; *******************************************************************
2 
        ;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:18 arniml Exp $
3 
        ;;
4 
        ;; Test MOVX A, @ Rr for RB0.
5 
        ;; *******************************************************************
6 
 
7 
        INCLUDE "cpu.inc"
8 
        INCLUDE "pass_fail.inc"
9 
 
10 
        ORG     0
11 
 
12 
        ;; Start of test
13 
        mov     r0, #0FFH
14 
fill_loop1:
15 
        mov     a, r0
16 
        movx    @r0, a
17 
        djnz    r0, fill_loop1
18 
 
19 
        ;; check memory
20 
        mov     a, r0
21 
        jnz     fail
22 
        mov     r0, #0FFH
23 
        mov     r1, #001H
24 
check_loop1:
25 
        movx    a, @r1
26 
        add     a, r0
27 
        jnz     fail
28 
        dec     r0
29 
        inc     r1
30 
        mov     a, r1
31 
        jnz     check_loop1
32 
 
33 
 
34 
 
35 
        mov     r1, #0FFH
36 
        mov     a, #001H
37 
fill_loop2:
38 
        movx    @r1, a
39 
        inc     a
40 
        djnz    r1, fill_loop2
41 
 
42 
        ;; check memory
43 
        mov     a, r0
44 
        jnz     fail
45 
        mov     r0, #0FFH
46 
check_loop2:
47 
        movx    a, @r0
48 
        add     a, r0
49 
        jnz     fail
50 
        djnz    r0, check_loop2
51 
 
52 
pass:   PASS
53 
 
54 
fail:   FAIL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.