OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [black_box/] [movd/] [test.asm] - Blame information for rev 245

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 245 arniml 
        ;; *******************************************************************
2 
        ;; $Id: test.asm,v 1.1 2006-07-11 23:13:32 arniml Exp $
3 
        ;;
4 
        ;; Test MOVD.
5 
        ;; *******************************************************************
6 
 
7 
        INCLUDE "cpu.inc"
8 
        INCLUDE "pass_fail.inc"
9 
 
10 
        ORG     0
11 
 
12 
        ;; Start of test
13 
 
14 
        ;;
15 
        ;; read initial values
16 
        ;;
17 
 
18 
        ;; port 4
19 
        cpl     a
20 
        movd    a, p4
21 
        xrl     a, #00fh
22 
        jnz     fail
23 
 
24 
        ;; port 5
25 
        cpl     a
26 
        movd    a, p5
27 
        xrl     a, #00fh
28 
        jnz     fail
29 
 
30 
        ;; port 6
31 
        cpl     a
32 
        movd    a, p6
33 
        xrl     a, #00fh
34 
        jnz     fail
35 
 
36 
        ;; port 7
37 
        cpl     a
38 
        movd    a, p7
39 
        xrl     a, #00fh
40 
        jnz     fail
41 
 
42 
 
43 
        ;;
44 
        ;; test read/write via direct connection
45 
        ;;
46 
 
47 
        ;; port 4 => port 6
48 
        mov     a, #005h
49 
        movd    p4, a
50 
        cpl     a
51 
        movd    a, p6
52 
        xrl     a, #005h
53 
        jnz     fail
54 
 
55 
        mov     a, #00ah
56 
        movd    p4, a
57 
        cpl     a
58 
        movd    a, p6
59 
        xrl     a, #00ah
60 
        jnz     fail
61 
        movd    a, p4
62 
 
63 
        ;; port 6 => port 4
64 
        mov     a, #000h
65 
        movd    p6, a
66 
        cpl     a
67 
        movd    a, p4
68 
        xrl     a, #000h
69 
        jnz     fail
70 
 
71 
        mov     a, #00fh
72 
        movd    p6, a
73 
        cpl     a
74 
        movd    a, p4
75 
        xrl     a, #00fh
76 
        jnz     fail
77 
        movd    p6, a
78 
 
79 
        ;; port 5 => port 7
80 
        mov     a, #005h
81 
        movd    p5, a
82 
        cpl     a
83 
        movd    a, p7
84 
        xrl     a, #005h
85 
        jnz     fail
86 
 
87 
        mov     a, #00ah
88 
        movd    p5, a
89 
        cpl     a
90 
        movd    a, p7
91 
        xrl     a, #00ah
92 
        jnz     fail
93 
        movd    a, p7
94 
 
95 
        ;; port 7 => port 5
96 
        mov     a, #000h
97 
        movd    p7, a
98 
        cpl     a
99 
        movd    a, p5
100 
        xrl     a, #000h
101 
        jnz     fail
102 
 
103 
        mov     a, #00fh
104 
        movd    p7, a
105 
        cpl     a
106 
        movd    a, p5
107 
        xrl     a, #00fh
108 
        jnz     fail
109 
        movd    p7, a
110 
 
111 
 
112 
        jmp     pass
113 
 
114 
        jmp     fail
115 
pass:   PASS
116 
 
117 
fail:   FAIL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.