OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [int/] [simple_int_retr/] [test.asm] - Blame information for rev 331

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 arniml
        ;; *******************************************************************
2 295 arniml
        ;; $Id: test.asm 295 2009-04-01 19:32:48Z arniml $
3 12 arniml
        ;;
4
        ;; Test simple interrupt/RETR requences.
5
        ;; *******************************************************************
6
 
7
        INCLUDE "cpu.inc"
8
        INCLUDE "pass_fail.inc"
9
 
10
        ORG     0
11
 
12
        ;; Start of test
13
        jmp     start_user
14
 
15
 
16
        ORG     3
17
        cpl     f1
18
        cpl     f0
19
        mov     r1, #060H
20
int_loop:
21
        djnz    r1, int_loop
22
        jf1     int_goon
23
        jmp     fail
24
int_goon:
25
        dis     i
26
        retr
27
 
28
 
29
        ORG     020H
30
start_user:
31
        mov     r0, #080H
32
        en      i
33
        nop
34
loop1:  djnz    r0, loop1
35
        jf0     fail
36
        jf1     goon1
37
        jmp     fail
38
 
39
goon1:  mov     r0, #080H
40
        cpl     f1
41
        en      i
42
loop2:  djnz    r0, loop2
43
        jf0     fail
44
        jf1     pass
45
 
46
fail:   FAIL
47
 
48
pass:   PASS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.