OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [upi41/] [basic_echo/] [test.asm] - Blame information for rev 344

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 306 arniml
        ;; *******************************************************************
2
        ;; Test UPI41 read and write.
3
        ;; *******************************************************************
4
 
5
        INCLUDE "cpu.inc"
6
        INCLUDE "pass_fail.inc"
7
        INCLUDE "upi41_opcodes.inc"
8
 
9
        ORG     0
10
 
11
        ;; Start of test
12
 
13
        ;; test IBF empty
14
        ujnibf  ibfempty
15
        jmp     fail
16
 
17
ibfempty:
18
        ;; test OBF empty
19
        ujobf   fail
20
 
21
        ;; signal test start
22
        anl     P1, #~004H
23
 
24
        ;; request echo test
25
        mov     a, #001H
26
        uout    dbb, a
27
 
28
        ;; read input as data
29
inp1:   ujnibf  inp1
30
        jf1     fail
31
 
32
        uin     a, dbb
33
 
34
        ;; invert and output
35 309 arniml
        cpl     a
36 306 arniml
        uout    dbb, a
37
 
38
out1:   ujobf   out1
39
 
40
        ;; read next input as command
41
inp2:   ujnibf  inp2
42
        jf1     inp2_2
43
        jmp     fail
44
 
45
inp2_2: uin     a, dbb
46
        xrl     a, #001H
47
        jz      pass
48
 
49
 
50
fail:   FAIL
51
 
52
pass:   PASS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.