URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [upi41/] [dma/] [test.asm] - Blame information for rev 344

Go to most recent revision | Details | Compare with Previous | View Log


        ;; *******************************************************************
        ;; Test UPI41A DMA.
        ;; *******************************************************************
 
        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"
        INCLUDE "upi41_opcodes.inc"
 
        ORG     0
 
        ;; Start of test
 
        ;; test IBF empty
        ujnibf  ibfempty
        jmp     fail
 
ibfempty:
        ;; test OBF empty
        ujobf   fail
 
        ;; signal test start
        anl     P1, #~004H
 
        ;; request master interrupt test
        mov     a, #005H
        uout    dbb, a
 
        ;; setup DMA
        ;; read input as data
step1:  ujnibf  step1
        jf1     fail
 
        uin     a, dbb
        xrl     a, #~005H
        jnz     fail
 
        uen_dma
 
        ;; Step 2: Request 4 reads via DMA
        mov     r7, #004H
read4dma:
        mov     r0, #020H
dloop2: djnz    r0, dloop2
 
        mov     a, r7
        uout    dbb, a
 
        orl     p2, #040H
 
step2:  ujobf   step2
        djnz    r7, read4dma
 
        ;; Step 3: Request 4 writes via DMA
        mov     r7, #004H
write4dma:
        mov     r0, #020H
dloop3: djnz    r0, dloop3
 
        orl     p2, #040H
 
step3:  ujnibf  step3
 
        uin     a, dbb
        xrl     a, r7
        jnz     fail
        jf1     fail
 
        djnz    r7, write4dma
 
 
        ;; read next input as command
done:   ujnibf  done
        jf1     done_goon
        jmp     done
done_goon:
 
        uin     a, dbb
        xrl     a, #005H
        jz      pass
 
 
fail:   FAIL
 
pass:   PASS

Line No.	Rev	Author	Line
1	319	arniml	`;; *******************************************************************`
2			`;; Test UPI41A DMA.`
3			`;; *******************************************************************`
4
5			`INCLUDE "cpu.inc"`
6			`INCLUDE "pass_fail.inc"`
7			`INCLUDE "upi41_opcodes.inc"`
8
9			`ORG 0`
10
11			`;; Start of test`
12
13			`;; test IBF empty`
14			`ujnibf ibfempty`
15			`jmp fail`
16
17			`ibfempty:`
18			`;; test OBF empty`
19			`ujobf fail`
20
21			`;; signal test start`
22			`anl P1, #~004H`
23
24			`;; request master interrupt test`
25			`mov a, #005H`
26			`uout dbb, a`
27
28			`;; setup DMA`
29			`;; read input as data`
30			`step1: ujnibf step1`
31			`jf1 fail`
32
33			`uin a, dbb`
34			`xrl a, #~005H`
35			`jnz fail`
36
37			`uen_dma`
38
39			`;; Step 2: Request 4 reads via DMA`
40			`mov r7, #004H`
41			`read4dma:`
42			`mov r0, #020H`
43			`dloop2: djnz r0, dloop2`
44
45			`mov a, r7`
46			`uout dbb, a`
47
48			`orl p2, #040H`
49
50			`step2: ujobf step2`
51			`djnz r7, read4dma`
52
53			`;; Step 3: Request 4 writes via DMA`
54			`mov r7, #004H`
55			`write4dma:`
56			`mov r0, #020H`
57			`dloop3: djnz r0, dloop3`
58
59			`orl p2, #040H`
60
61			`step3: ujnibf step3`
62
63			`uin a, dbb`
64			`xrl a, r7`
65			`jnz fail`
66			`jf1 fail`
67
68			`djnz r7, write4dma`
69
70
71			`;; read next input as command`
72			`done: ujnibf done`
73			`jf1 done_goon`
74			`jmp done`
75			`done_goon:`
76
77			`uin a, dbb`
78			`xrl a, #005H`
79			`jz pass`
80
81
82			`fail: FAIL`
83
84			`pass: PASS`

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [upi41/] [dma/] [test.asm] - Blame information for rev 344