URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [upi41/] [master_int/] [test.asm] - Blame information for rev 331

Details | Compare with Previous | View Log


        ;; *******************************************************************
        ;; Test UPI41A master interrupts.
        ;; *******************************************************************
 
        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"
        INCLUDE "upi41_opcodes.inc"
 
        ORG     0
 
        ;; Start of test
 
        ;; test IBF empty
        ujnibf  ibfempty
        jmp     fail
 
ibfempty:
        ;; test OBF empty
        ujobf   fail
 
        ;; signal test start
        anl     P1, #~004H
 
        ;; request master interrupt test
        mov     a, #004H
        uout    dbb, a
 
        ;; read input as data
step1:  ujnibf  step1
        jf1     fail
 
        uin     a, dbb
        xrl     a, #~004H
        jnz     fail
 
        ;; set up master interrupt flags
        uen_flags
        orl     p2, #00110000B
 
        ;; read input as command
step2:  ujnibf  step2
        jf1     step2_goon
        jmp     fail
step2_goon:
        uin     a, dbb
        xrl     a, #004H
        jnz     fail
 
        ;; read turnover byte as data
step3:  ujnibf  step3
        jf1     fail
 
        uin     a, dbb
        xrl     a, #0AAH
        jnz     fail
 
        ;; disable IBF interrupt
        anl     p2, #~00100000B
 
        ;; send step4 indicator
        mov     a, #040H
        uout    dbb, a
step4:  ujobf   step4
 
        ;; set step5 indicator
        mov     a, #050H
        uout    dbb,a
step5:  ujobf   step5
 
        ;; read next input as command
done:   ujnibf  done
        jf1     done_goon
        jmp     done
done_goon:
 
        uin     a, dbb
        xrl     a, #004H
        jz      pass
 
 
fail:   FAIL
 
pass:   PASS

Line No.	Rev	Author	Line
1	313	arniml	`;; *******************************************************************`
2			`;; Test UPI41A master interrupts.`
3			`;; *******************************************************************`
4
5			`INCLUDE "cpu.inc"`
6			`INCLUDE "pass_fail.inc"`
7			`INCLUDE "upi41_opcodes.inc"`
8
9			`ORG 0`
10
11			`;; Start of test`
12
13			`;; test IBF empty`
14			`ujnibf ibfempty`
15			`jmp fail`
16
17			`ibfempty:`
18			`;; test OBF empty`
19			`ujobf fail`
20
21			`;; signal test start`
22			`anl P1, #~004H`
23
24			`;; request master interrupt test`
25			`mov a, #004H`
26			`uout dbb, a`
27
28			`;; read input as data`
29			`step1: ujnibf step1`
30			`jf1 fail`
31
32			`uin a, dbb`
33			`xrl a, #~004H`
34			`jnz fail`
35
36			`;; set up master interrupt flags`
37			`uen_flags`
38			`orl p2, #00110000B`
39
40			`;; read input as command`
41			`step2: ujnibf step2`
42			`jf1 step2_goon`
43			`jmp fail`
44			`step2_goon:`
45			`uin a, dbb`
46			`xrl a, #004H`
47			`jnz fail`
48
49			`;; read turnover byte as data`
50			`step3: ujnibf step3`
51			`jf1 fail`
52
53			`uin a, dbb`
54			`xrl a, #0AAH`
55			`jnz fail`
56
57			`;; disable IBF interrupt`
58			`anl p2, #~00100000B`
59
60			`;; send step4 indicator`
61			`mov a, #040H`
62			`uout dbb, a`
63			`step4: ujobf step4`
64
65			`;; set step5 indicator`
66			`mov a, #050H`
67			`uout dbb,a`
68			`step5: ujobf step5`
69
70			`;; read next input as command`
71			`done: ujnibf done`
72			`jf1 done_goon`
73			`jmp done`
74			`done_goon:`
75
76			`uin a, dbb`
77			`xrl a, #004H`
78			`jz pass`
79
80
81			`fail: FAIL`
82
83			`pass: PASS`

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sw/] [verif/] [black_box/] [upi41/] [master_int/] [test.asm] - Blame information for rev 331