OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [syn/] [cadence/] [scripts/] [LP_io.cmd] - Blame information for rev 261

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 257 creep
# script written by Samuel N. Pagliarini
2
# Cadence Encounter(R) RTL Compiler
3
 
4
set SVNPATH /home/nscad/samuel/Desktop/svn_atari/trunk/
5
set FILE_LIST {t6507lp_io.v t6507lp.v t6507lp_alu.v t6507lp_fsm.v}
6
 
7
set_attr lp_insert_clock_gating true /
8 259 creep
set_attr lp_insert_operand_isolation true /
9
set_attr dft_scan_style muxed_scan /
10
#set_attr dft_scan_map_mode tdrc_pass /
11
# this will force the mapping of all registers that passed dft rules into scannable registers
12
set_attr hdl_search_path $SVNPATH/rtl/verilog/
13
set_attr lib_search_path "$SVNPATH/syn/cadence/libs/ /home"
14 257 creep
 
15
read_hdl $FILE_LIST -v2001
16
set_attr library {D_CELLSL_3_3V.lib IO_CELLS_33.lib}
17
 
18
set_attribute avoid false [find / -libcell LGC*]
19
set_attribute avoid false [find / -libcell LSG*]
20
set_attribute avoid false [find / -libcell LSOGC*]
21 259 creep
#set_attribute avoid true [find / -libcell EN2LX1]
22 257 creep
# the EN2LX1 cell always reports violations. i have also declared the dont use attribute of the cell in the .lib file
23
 
24
set_attribute lef_library {xc06_m3_FE.lef D_CELLSL.lef IO_CELLS.lef}
25
set_attr cap_table_file xc06m3_typ.CapTbl
26
set_attr interconnect_mode ple /
27
 
28
elaborate
29 261 creep
 
30 257 creep
define_clock -period 1000000 -name 1MHz [find [ find / -design t6507lp_io] -port clk]
31
set_attribute slew {0 0 1 1} [find / -clock 1MHz]
32
external_delay -clock [find / -clock 1MHz] -output 100 [all_outputs]
33
external_delay -clock [find / -clock 1MHz] -input 100 [all_inputs]
34
 
35 259 creep
define_dft shift_enable -active high [find / -port scan_enable] -name SE
36
set_attribute lp_clock_gating_test_signal SE /des*/*
37 261 creep
set_attribute lp_clock_gating_extract_common_enable true /des*/*
38 257 creep
 
39 259 creep
#read_vcd simvision.vcd -module t6507lp -static
40
#argh
41
#check_design -all
42 257 creep
 
43 259 creep
#report timing -lint
44 257 creep
 
45 259 creep
check_dft_rules
46 257 creep
synthesize -to_generic -effort high
47
synthesize -to_mapped -effort high -no_incremental
48 261 creep
clock_gating share -hier
49
 
50 259 creep
define_dft scan_chain -name chain1 -sdi [find / -pin data_in[0]] -sdo [find / -pin data_out[0]] -shared_out -shared_select SE -shift_enable SE
51
connect_scan_chains
52
check_dft_rules
53
 
54 257 creep
synthesize -incremental -effort high
55
 
56 259 creep
#write_hdl t6507lp_io > gates.v
57
 
58 257 creep
write_encounter design -basename /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io t6507lp_io

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.