OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [syn/] [cadence/] [scripts/] [regular.cmd] - Blame information for rev 250

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 250 creep
# script written by Samuel N. Pagliarini
2
# Cadence Encounter(R) RTL Compiler
3
 
4
set SVNPATH /home/nscad/samuel/Desktop/svn_atari/trunk/
5
set FILE_LIST {t6507lp.v t6507lp_alu.v t6507lp_fsm.v}
6
 
7
set_attribute hdl_search_path $SVNPATH/rtl/verilog/
8
set_attr lib_search_path $SVNPATH/syn/cadence/libs/
9
read_hdl $FILE_LIST -v2001
10
set_attr library D_CELLS_3_3V.lib
11
# use other libs later
12
elaborate
13
check_design -unresolved
14
define_clock -period 1000000 -name 1MHz [find [ find / -design t6507lp] -port clk]
15
synthesize -to_generic
16
synthesize -to_mapped
17
 
18
write_hdl t6507lp > ../results/t6507.vg
19
 
20
#reports
21
#report area
22
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.