OpenCores
URL https://opencores.org/ocsvn/tcp_socket/tcp_socket/trunk

Subversion Repositories tcp_socket

[/] [tcp_socket/] [trunk/] [chips2/] [setup.py] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jondawson
#!/usr/bin/env python
2
 
3
from distutils.core import setup
4
 
5
setup(name="Chips",
6
      version="0.1.2",
7
      description="Design hardware with Python",
8
      long_description="""\
9
 
10
Chips
11
-----
12
 
13
The Chips library allows hardware devices to be designed in python and C
14
 
15
Features
16
 
17
- Design components in C
18
 
19
- Connect components together using a python API to generate a chip
20
 
21
- Automatic generation of synthesisable Verilog.
22
 
23
""",
24
 
25
      author="Jon Dawson",
26
      author_email="chips@jondawson.org.uk",
27
      url="http://github.com/dawsonjon/Chips-2.0",
28
      keywords=["Verilog", "FPGA", "C", "HDL", "Synthesis"],
29
      classifiers = [
30
          "Programming Language :: Python",
31
          "License :: OSI Approved :: MIT License",
32
          "Operating System :: OS Independent",
33
          "Intended Audience :: Science/Research",
34
          "Intended Audience :: Developers",
35
          "Development Status :: 3 - Alpha",
36
          "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
37
          "Topic :: Software Development :: Embedded Systems",
38
          "Topic :: Software Development :: Code Generators",
39
      ],
40
      packages=[
41
          "chips",
42
          "chips.compiler",
43
          "chips.api"
44
      ],
45
      scripts=[
46
          "c2verilog"
47
      ]
48
)
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.