URL
https://opencores.org/ocsvn/tdm/tdm/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
khatib |
#! /bin/tcsh -f
|
2 |
|
|
# By Jamil Khatib
|
3 |
|
|
# This file for compiling the tdm project files using Cadence nc-sim tool
|
4 |
|
|
# You need to create sim directory in the same level of the code directory
|
5 |
|
|
# From OpenCores CVS
|
6 |
|
|
# You have to start the simulation in this directory
|
7 |
|
|
#$Log: not supported by cvs2svn $
|
8 |
|
|
mkdir -p work
|
9 |
|
|
mkdir -p utility
|
10 |
|
|
mkdir -p hdlc
|
11 |
|
|
mkdir -p memLib
|
12 |
|
|
mkdir -p tdm
|
13 |
|
|
|
14 |
|
|
# Utility files
|
15 |
|
|
|
16 |
|
|
#memLib
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
#HDLC files
|
20 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/libs/hdlc_components_pkg.vhd
|
21 |
|
|
|
22 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/RX/core/Rxcont.vhd
|
23 |
|
|
|
24 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/RX/core/Zero_detect.vhd
|
25 |
|
|
|
26 |
|
|
|
27 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/RX/core/flag_detect.vhd
|
28 |
|
|
|
29 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/RX/core/RxChannel.vhd
|
30 |
|
|
|
31 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/TX/core/TXcont.vhd
|
32 |
|
|
|
33 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/TX/core/flag_ins.vhd
|
34 |
|
|
|
35 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/TX/core/zero_ins.vhd
|
36 |
|
|
|
37 |
|
|
ncvhdl -work hdlc -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../../hdlc/code/TX/core/TxChannel.vhd
|
38 |
|
|
|
39 |
|
|
#ISDN files
|
40 |
|
|
ncvhdl -work work -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../code/ISDN_cont/core/ISDN_cont.vhd
|
41 |
|
|
|
42 |
|
|
ncvhdl -work tdm -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../code/libs/components_pkg.vhd
|
43 |
|
|
|
44 |
|
|
ncvhdl -work work -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../code/ISDN_cont/core/ISDN_cont_top.vhd
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
ncvhdl -work work -cdslib ./cds.lib -logfile ncvhdl.log -append_log -errormax 15 -update -v93 -linedebug -messages -status ../code/ISDN_cont/tb/ISDN_cont_tb.vhd
|
48 |
|
|
|
49 |
|
|
|
50 |
|
|
#elaborating design
|
51 |
|
|
ncelab -work work -cdslib ./cds.lib -logfile ncelab.log -errormax 15 -messages -status -v93 work.isdn_cont_tb:isdn_cont_tb
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.