OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [linux_sd_driver/] [drivers/] [ata/] [pata_jmicron.c] - Blame information for rev 62

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 marcus.erl
/*
2
 *    pata_jmicron.c - JMicron ATA driver for non AHCI mode. This drives the
3
 *                      PATA port of the controller. The SATA ports are
4
 *                      driven by AHCI in the usual configuration although
5
 *                      this driver can handle other setups if we need it.
6
 *
7
 *      (c) 2006 Red Hat  <alan@redhat.com>
8
 */
9
 
10
#include <linux/kernel.h>
11
#include <linux/module.h>
12
#include <linux/pci.h>
13
#include <linux/init.h>
14
#include <linux/blkdev.h>
15
#include <linux/delay.h>
16
#include <linux/device.h>
17
#include <scsi/scsi_host.h>
18
#include <linux/libata.h>
19
#include <linux/ata.h>
20
 
21
#define DRV_NAME        "pata_jmicron"
22
#define DRV_VERSION     "0.1.5"
23
 
24
typedef enum {
25
        PORT_PATA0 = 0,
26
        PORT_PATA1 = 1,
27
        PORT_SATA = 2,
28
} port_type;
29
 
30
/**
31
 *      jmicron_pre_reset       -       check for 40/80 pin
32
 *      @link: ATA link
33
 *      @deadline: deadline jiffies for the operation
34
 *
35
 *      Perform the PATA port setup we need.
36
 *
37
 *      On the Jmicron 361/363 there is a single PATA port that can be mapped
38
 *      either as primary or secondary (or neither). We don't do any policy
39
 *      and setup here. We assume that has been done by init_one and the
40
 *      BIOS.
41
 */
42
static int jmicron_pre_reset(struct ata_link *link, unsigned long deadline)
43
{
44
        struct ata_port *ap = link->ap;
45
        struct pci_dev *pdev = to_pci_dev(ap->host->dev);
46
        u32 control;
47
        u32 control5;
48
        int port_mask = 1<< (4 * ap->port_no);
49
        int port = ap->port_no;
50
        port_type port_map[2];
51
 
52
        /* Check if our port is enabled */
53
        pci_read_config_dword(pdev, 0x40, &control);
54
        if ((control & port_mask) == 0)
55
                return -ENOENT;
56
 
57
        /* There are two basic mappings. One has the two SATA ports merged
58
           as master/slave and the secondary as PATA, the other has only the
59
           SATA port mapped */
60
        if (control & (1 << 23)) {
61
                port_map[0] = PORT_SATA;
62
                port_map[1] = PORT_PATA0;
63
        } else {
64
                port_map[0] = PORT_SATA;
65
                port_map[1] = PORT_SATA;
66
        }
67
 
68
        /* The 365/366 may have this bit set to map the second PATA port
69
           as the internal primary channel */
70
        pci_read_config_dword(pdev, 0x80, &control5);
71
        if (control5 & (1<<24))
72
                port_map[0] = PORT_PATA1;
73
 
74
        /* The two ports may then be logically swapped by the firmware */
75
        if (control & (1 << 22))
76
                port = port ^ 1;
77
 
78
        /*
79
         *      Now we know which physical port we are talking about we can
80
         *      actually do our cable checking etc. Thankfully we don't need
81
         *      to do the plumbing for other cases.
82
         */
83
        switch (port_map[port]) {
84
        case PORT_PATA0:
85
                if ((control & (1 << 5)) == 0)
86
                        return -ENOENT;
87
                if (control & (1 << 3)) /* 40/80 pin primary */
88
                        ap->cbl = ATA_CBL_PATA40;
89
                else
90
                        ap->cbl = ATA_CBL_PATA80;
91
                break;
92
        case PORT_PATA1:
93
                /* Bit 21 is set if the port is enabled */
94
                if ((control5 & (1 << 21)) == 0)
95
                        return -ENOENT;
96
                if (control5 & (1 << 19))       /* 40/80 pin secondary */
97
                        ap->cbl = ATA_CBL_PATA40;
98
                else
99
                        ap->cbl = ATA_CBL_PATA80;
100
                break;
101
        case PORT_SATA:
102
                ap->cbl = ATA_CBL_SATA;
103
                break;
104
        }
105
        return ata_std_prereset(link, deadline);
106
}
107
 
108
/**
109
 *      jmicron_error_handler - Setup and error handler
110
 *      @ap: Port to handle
111
 *
112
 *      LOCKING:
113
 *      None (inherited from caller).
114
 */
115
 
116
static void jmicron_error_handler(struct ata_port *ap)
117
{
118
        return ata_bmdma_drive_eh(ap, jmicron_pre_reset, ata_std_softreset, NULL, ata_std_postreset);
119
}
120
 
121
/* No PIO or DMA methods needed for this device */
122
 
123
static struct scsi_host_template jmicron_sht = {
124
        .module                 = THIS_MODULE,
125
        .name                   = DRV_NAME,
126
        .ioctl                  = ata_scsi_ioctl,
127
        .queuecommand           = ata_scsi_queuecmd,
128
        .can_queue              = ATA_DEF_QUEUE,
129
        .this_id                = ATA_SHT_THIS_ID,
130
        .sg_tablesize           = LIBATA_MAX_PRD,
131
        .cmd_per_lun            = ATA_SHT_CMD_PER_LUN,
132
        .emulated               = ATA_SHT_EMULATED,
133
        .use_clustering         = ATA_SHT_USE_CLUSTERING,
134
        .proc_name              = DRV_NAME,
135
        .dma_boundary           = ATA_DMA_BOUNDARY,
136
        .slave_configure        = ata_scsi_slave_config,
137
        .slave_destroy          = ata_scsi_slave_destroy,
138
        /* Use standard CHS mapping rules */
139
        .bios_param             = ata_std_bios_param,
140
};
141
 
142
static const struct ata_port_operations jmicron_ops = {
143
        /* Task file is PCI ATA format, use helpers */
144
        .tf_load                = ata_tf_load,
145
        .tf_read                = ata_tf_read,
146
        .check_status           = ata_check_status,
147
        .exec_command           = ata_exec_command,
148
        .dev_select             = ata_std_dev_select,
149
 
150
        .freeze                 = ata_bmdma_freeze,
151
        .thaw                   = ata_bmdma_thaw,
152
        .error_handler          = jmicron_error_handler,
153
        .post_internal_cmd      = ata_bmdma_post_internal_cmd,
154
 
155
        /* BMDMA handling is PCI ATA format, use helpers */
156
        .bmdma_setup            = ata_bmdma_setup,
157
        .bmdma_start            = ata_bmdma_start,
158
        .bmdma_stop             = ata_bmdma_stop,
159
        .bmdma_status           = ata_bmdma_status,
160
        .qc_prep                = ata_qc_prep,
161
        .qc_issue               = ata_qc_issue_prot,
162
        .data_xfer              = ata_data_xfer,
163
 
164
        /* IRQ-related hooks */
165
        .irq_handler            = ata_interrupt,
166
        .irq_clear              = ata_bmdma_irq_clear,
167
        .irq_on                 = ata_irq_on,
168
 
169
        /* Generic PATA PCI ATA helpers */
170
        .port_start             = ata_port_start,
171
};
172
 
173
 
174
/**
175
 *      jmicron_init_one - Register Jmicron ATA PCI device with kernel services
176
 *      @pdev: PCI device to register
177
 *      @ent: Entry in jmicron_pci_tbl matching with @pdev
178
 *
179
 *      Called from kernel PCI layer.
180
 *
181
 *      LOCKING:
182
 *      Inherited from PCI layer (may sleep).
183
 *
184
 *      RETURNS:
185
 *      Zero on success, or -ERRNO value.
186
 */
187
 
188
static int jmicron_init_one (struct pci_dev *pdev, const struct pci_device_id *id)
189
{
190
        static const struct ata_port_info info = {
191
                .sht            = &jmicron_sht,
192
                .flags  = ATA_FLAG_SLAVE_POSS,
193
 
194
                .pio_mask       = 0x1f,
195
                .mwdma_mask     = 0x07,
196
                .udma_mask      = ATA_UDMA5,
197
 
198
                .port_ops       = &jmicron_ops,
199
        };
200
        const struct ata_port_info *ppi[] = { &info, NULL };
201
 
202
        return ata_pci_init_one(pdev, ppi);
203
}
204
 
205
static const struct pci_device_id jmicron_pci_tbl[] = {
206
        { PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
207
          PCI_CLASS_STORAGE_IDE << 8, 0xffff00, 0 },
208
        { }     /* terminate list */
209
};
210
 
211
static struct pci_driver jmicron_pci_driver = {
212
        .name                   = DRV_NAME,
213
        .id_table               = jmicron_pci_tbl,
214
        .probe                  = jmicron_init_one,
215
        .remove                 = ata_pci_remove_one,
216
#ifdef CONFIG_PM
217
        .suspend                = ata_pci_device_suspend,
218
        .resume                 = ata_pci_device_resume,
219
#endif
220
};
221
 
222
static int __init jmicron_init(void)
223
{
224
        return pci_register_driver(&jmicron_pci_driver);
225
}
226
 
227
static void __exit jmicron_exit(void)
228
{
229
        pci_unregister_driver(&jmicron_pci_driver);
230
}
231
 
232
module_init(jmicron_init);
233
module_exit(jmicron_exit);
234
 
235
MODULE_AUTHOR("Alan Cox");
236
MODULE_DESCRIPTION("SCSI low-level driver for Jmicron PATA ports");
237
MODULE_LICENSE("GPL");
238
MODULE_DEVICE_TABLE(pci, jmicron_pci_tbl);
239
MODULE_VERSION(DRV_VERSION);
240
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.