OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [linux_sd_driver/] [drivers/] [net/] [skfp/] [h/] [skfbiinc.h] - Blame information for rev 62

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 marcus.erl
/******************************************************************************
2
 *
3
 *      (C)Copyright 1998,1999 SysKonnect,
4
 *      a business unit of Schneider & Koch & Co. Datensysteme GmbH.
5
 *
6
 *      This program is free software; you can redistribute it and/or modify
7
 *      it under the terms of the GNU General Public License as published by
8
 *      the Free Software Foundation; either version 2 of the License, or
9
 *      (at your option) any later version.
10
 *
11
 *      The information in this file is provided "AS IS" without warranty.
12
 *
13
 ******************************************************************************/
14
 
15
#ifndef _SKFBIINC_
16
#define _SKFBIINC_
17
 
18
#include "h/supern_2.h"
19
 
20
/*
21
 * special defines for use into .asm files
22
 */
23
#define ERR_FLAGS (FS_MSRABT | FS_SEAC2 | FS_SFRMERR | FS_SFRMTY1)
24
 
25
#ifdef PCI
26
#define IMASK_FAST      (IS_PLINT1 | IS_PLINT2 | IS_TIMINT | IS_TOKEN | \
27
                         IS_MINTR2 | IS_MINTR3 | IS_R1_P | \
28
                         IS_R1_C | IS_XA_C | IS_XS_C)
29
#endif
30
 
31
#ifdef  PCI
32
#define ISR_MASK        (IS_MINTR1 | IS_R1_F | IS_XS_F| IS_XA_F | IMASK_FAST)
33
#else
34
#define ISR_MASK        (IS_MINTR1 | IS_MINTR2 | IMASK_FAST)
35
#endif
36
 
37
#define FMA_FM_CMDREG1  FMA(FM_CMDREG1)
38
#define FMA_FM_CMDREG2  FMA(FM_CMDREG2)
39
#define FMA_FM_STMCHN   FMA(FM_STMCHN)
40
#define FMA_FM_RPR      FMA(FM_RPR)
41
#define FMA_FM_WPXA0    FMA(FM_WPXA0)
42
#define FMA_FM_WPXA2    FMA(FM_WPXA2)
43
#define FMA_FM_MARR     FMA(FM_MARR)
44
#define FMA_FM_MARW     FMA(FM_MARW)
45
#define FMA_FM_MDRU     FMA(FM_MDRU)
46
#define FMA_FM_MDRL     FMA(FM_MDRL)
47
#define FMA_ST1L        FMA(FM_ST1L)
48
#define FMA_ST1U        FMA(FM_ST1U)
49
#define FMA_ST2L        FMA(FM_ST2L)
50
#define FMA_ST2U        FMA(FM_ST2U)
51
#ifdef  SUPERNET_3
52
#define FMA_ST3L        FMA(FM_ST3L)
53
#define FMA_ST3U        FMA(FM_ST3U)
54
#endif
55
 
56
#define TMODE_RRQ       RQ_RRQ
57
#define TMODE_WAQ2      RQ_WA2
58
#define HSRA            HSR(0)
59
 
60
 
61
#define FMA_FM_ST1L     FMA_ST1L
62
#define FMA_FM_ST1U     FMA_ST1U
63
#define FMA_FM_ST2L     FMA_ST2L
64
#define FMA_FM_ST2U     FMA_ST2U
65
#ifdef  SUPERNET_3
66
#define FMA_FM_ST3L     FMA_ST3L
67
#define FMA_FM_ST3U     FMA_ST3U
68
#endif
69
 
70
#define FMA_FM_SWPR     FMA(FM_SWPR)
71
 
72
#define FMA_FM_RPXA0    FMA(FM_RPXA0)
73
 
74
#define FMA_FM_RPXS     FMA(FM_RPXS)
75
#define FMA_FM_WPXS     FMA(FM_WPXS)
76
 
77
#define FMA_FM_IMSK1U   FMA(FM_IMSK1U)
78
#define FMA_FM_IMSK1L   FMA(FM_IMSK1L)
79
 
80
#define FMA_FM_EAS      FMA(FM_EAS)
81
#define FMA_FM_EAA0     FMA(FM_EAA0)
82
 
83
#define TMODE_WAQ0      RQ_WA0
84
#define TMODE_WSQ       RQ_WSQ
85
 
86
/* Define default for DRV_PCM_STATE_CHANGE */
87
#ifndef DRV_PCM_STATE_CHANGE
88
#define DRV_PCM_STATE_CHANGE(smc,plc,p_state)   /* nothing */
89
#endif
90
 
91
/* Define default for DRV_RMT_INDICATION */
92
#ifndef DRV_RMT_INDICATION
93
#define DRV_RMT_INDICATION(smc,i)       /* nothing */
94
#endif
95
 
96
#endif  /* n_SKFBIINC_ */
97
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.