OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [linux_sd_driver/] [drivers/] [watchdog/] [wd501p.h] - Blame information for rev 62

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 marcus.erl
/*
2
 *      Industrial Computer Source WDT500/501 driver
3
 *
4
 *      (c) Copyright 1995      CymruNET Ltd
5
 *                              Innovation Centre
6
 *                              Singleton Park
7
 *                              Swansea
8
 *                              Wales
9
 *                              UK
10
 *                              SA2 8PP
11
 *
12
 *      http://www.cymru.net
13
 *
14
 *      This driver is provided under the GNU General Public License, incorporated
15
 *      herein by reference. The driver is provided without warranty or
16
 *      support.
17
 *
18
 *      Release 0.04.
19
 *
20
 */
21
 
22
 
23
#define WDT_COUNT0              (io+0)
24
#define WDT_COUNT1              (io+1)
25
#define WDT_COUNT2              (io+2)
26
#define WDT_CR                  (io+3)
27
#define WDT_SR                  (io+4)  /* Start buzzer on PCI write */
28
#define WDT_RT                  (io+5)  /* Stop buzzer on PCI write */
29
#define WDT_BUZZER              (io+6)  /* PCI only: rd=disable, wr=enable */
30
#define WDT_DC                  (io+7)
31
 
32
/* The following are only on the PCI card, they're outside of I/O space on
33
 * the ISA card: */
34
#define WDT_CLOCK               (io+12) /* COUNT2: rd=16.67MHz, wr=2.0833MHz */
35
/* inverted opto isolated reset output: */
36
#define WDT_OPTONOTRST          (io+13) /* wr=enable, rd=disable */
37
/* opto isolated reset output: */
38
#define WDT_OPTORST             (io+14) /* wr=enable, rd=disable */
39
/* programmable outputs: */
40
#define WDT_PROGOUT             (io+15) /* wr=enable, rd=disable */
41
 
42
                                                                /* FAN 501 500 */
43
#define WDC_SR_WCCR             1       /* Active low */        /*  X   X   X  */
44
#define WDC_SR_TGOOD            2                               /*  X   X   -  */
45
#define WDC_SR_ISOI0            4                               /*  X   X   X  */
46
#define WDC_SR_ISII1            8                               /*  X   X   X  */
47
#define WDC_SR_FANGOOD          16                              /*  X   -   -  */
48
#define WDC_SR_PSUOVER          32      /* Active low */        /*  X   X   -  */
49
#define WDC_SR_PSUUNDR          64      /* Active low */        /*  X   X   -  */
50
#define WDC_SR_IRQ              128     /* Active low */        /*  X   X   X  */
51
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.