OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sim/] [bin/] [Makefile] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 julius
 
2
CUR_DIR=$(shell pwd)
3
PROJECT_ROOT=$(CUR_DIR)/../..
4
 
5
 
6
#TESTS=basic-nocache cbasic-nocache-O2 dhry-nocache-O2 except-nocache mmu-nocache mul-nocache-O2 syscall-nocache tick-nocache uart-nocache basic-icdc cbasic-icdc-O2 dhry-icdc-O2 except-icdc mmu-icdc mul-icdc-O2 syscall-icdc tick-icdc uart-icdc
7
TESTS=basic-nocache
8
 
9
SIM_DIR=$(PROJECT_ROOT)/sim
10
SIM_RUN_DIR=$(SIM_DIR)/run
11
SIM_BIN_DIR=$(SIM_DIR)/bin
12
SIM_RESULTS_DIR=$(SIM_DIR)/results
13
 
14
BENCH_DIR=$(PROJECT_ROOT)/bench
15
BACKEND_DIR=$(PROJECT_ROOT)/backend
16
BENCH_VERILOG_DIR=$(BENCH_DIR)/verilog
17
 
18
RTL_VERILOG_DIR=$(PROJECT_ROOT)/rtl/verilog
19
 
20
 
21
SW_DIR=$(PROJECT_ROOT)/sw
22
 
23
ICARUS=iverilog
24
ICARUS_VVP=vvp
25
ICARUS_COMMAND_FILE=icarus.scr
26
SIM_MEM_FILE="flash.in"
27
 
28
.PHONY: prepare_rtl
29
prepare_rtl:
30
        cd $(RTL_VERILOG_DIR)/components/wb_sdram_ctrl && perl fizzim.pl -encoding onehot -terse < wb_sdram_ctrl_fsm.fzm > wb_sdram_ctrl_fsm.v
31
 
32
test-make:
33
        @if [ ! -d $(SIM_RESULTS_DIR) ]; then mkdir -p $(SIM_RESULTS_DIR); fi
34
        @echo "Beginning tests"
35
        @for TEST in $(TESTS); do \
36
                echo; \
37
                echo "Current test: $$TEST"; \
38
                echo; \
39
                CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
40
                $(MAKE) -C $$CURRENT_TEST_SW_DIR $$TEST; \
41
                rm -f $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
42
                ln -s $$CURRENT_TEST_SW_DIR/$$TEST.hex $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
43
                sed < $(SIM_BIN_DIR)/$(ICARUS_COMMAND_FILE) > $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated \
44
                        -e s!\$$BENCH_DIR!$(BENCH_VERILOG_DIR)!              \
45
                        -e s!\$$RTL_DIR!$(RTL_VERILOG_DIR)!                  \
46
                        -e s!\$$BACKEND_DIR!$(BACKEND_DIR)!                  \
47
                        -e \\!^//.*\$$!d -e \\!^\$$!d ; \
48
                echo ; \
49
                echo "Compiling RTL description files with Icarus"; \
50
                rm -f $(SIM_RUN_DIR)/a.out; \
51
                $(ICARUS) -c $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated $(RTL_SIM_FLAGS); \
52
                echo; \
53
                echo "Beginning simulation"; \
54
                $(ICARUS_VVP) a.out; \
55
        done
56
 
57
 
58
 
59
 
60
clean-sw:
61
        @for TEST in $(TESTS); do \
62
                echo "Current test: $$TEST"; \
63
                CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
64
                echo "Current test sw directory: " $$CURRENT_TEST_SW_DIR; \
65
                $(MAKE) -C $$CURRENT_TEST_SW_DIR clean; \
66
        done

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.