| 1 |
22 |
julius |
|
| 2 |
|
|
CUR_DIR=$(shell pwd)
|
| 3 |
|
|
PROJECT_ROOT=$(CUR_DIR)/../..
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
26 |
julius |
#TESTS ?= basic-nocache cbasic-nocache-O2 dhry-nocache-O2 except-nocache mmu-nocache mul-nocache-O2 syscall-nocache tick-nocache uart-nocache basic-icdc cbasic-icdc-O2 dhry-icdc-O2 except-icdc mmu-icdc mul-icdc-O2 syscall-icdc tick-icdc uart-icdc
|
| 7 |
|
|
TESTS = basic-nocache
|
| 8 |
22 |
julius |
|
| 9 |
|
|
SIM_DIR=$(PROJECT_ROOT)/sim
|
| 10 |
|
|
SIM_RUN_DIR=$(SIM_DIR)/run
|
| 11 |
|
|
SIM_BIN_DIR=$(SIM_DIR)/bin
|
| 12 |
|
|
SIM_RESULTS_DIR=$(SIM_DIR)/results
|
| 13 |
|
|
|
| 14 |
|
|
BENCH_DIR=$(PROJECT_ROOT)/bench
|
| 15 |
|
|
BACKEND_DIR=$(PROJECT_ROOT)/backend
|
| 16 |
|
|
BENCH_VERILOG_DIR=$(BENCH_DIR)/verilog
|
| 17 |
|
|
|
| 18 |
|
|
RTL_VERILOG_DIR=$(PROJECT_ROOT)/rtl/verilog
|
| 19 |
|
|
|
| 20 |
|
|
|
| 21 |
|
|
SW_DIR=$(PROJECT_ROOT)/sw
|
| 22 |
|
|
|
| 23 |
|
|
ICARUS=iverilog
|
| 24 |
|
|
ICARUS_VVP=vvp
|
| 25 |
|
|
ICARUS_COMMAND_FILE=icarus.scr
|
| 26 |
|
|
SIM_MEM_FILE="flash.in"
|
| 27 |
|
|
|
| 28 |
|
|
.PHONY: prepare_rtl
|
| 29 |
|
|
prepare_rtl:
|
| 30 |
26 |
julius |
@cd $(RTL_VERILOG_DIR)/components/wb_sdram_ctrl && perl fizzim.pl -encoding onehot -terse < wb_sdram_ctrl_fsm.fzm > wb_sdram_ctrl_fsm.v
|
| 31 |
22 |
julius |
|
| 32 |
26 |
julius |
.PHONY: prepare_sw
|
| 33 |
|
|
prepare_sw:
|
| 34 |
|
|
@$(MAKE) -C $(SW_DIR)/support
|
| 35 |
|
|
@$(MAKE) -C $(SW_DIR)/utils
|
| 36 |
|
|
|
| 37 |
|
|
test-make: prepare_sw prepare_rtl
|
| 38 |
22 |
julius |
@if [ ! -d $(SIM_RESULTS_DIR) ]; then mkdir -p $(SIM_RESULTS_DIR); fi
|
| 39 |
|
|
@echo "Beginning tests"
|
| 40 |
31 |
julius |
|
| 41 |
|
|
@for TEST in $(TESTS); do \
|
| 42 |
22 |
julius |
echo; \
|
| 43 |
|
|
echo "Current test: $$TEST"; \
|
| 44 |
|
|
echo; \
|
| 45 |
|
|
CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
|
| 46 |
|
|
$(MAKE) -C $$CURRENT_TEST_SW_DIR $$TEST; \
|
| 47 |
|
|
rm -f $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
|
| 48 |
|
|
ln -s $$CURRENT_TEST_SW_DIR/$$TEST.hex $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
|
| 49 |
|
|
sed < $(SIM_BIN_DIR)/$(ICARUS_COMMAND_FILE) > $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated \
|
| 50 |
|
|
-e s!\$$BENCH_DIR!$(BENCH_VERILOG_DIR)! \
|
| 51 |
|
|
-e s!\$$RTL_DIR!$(RTL_VERILOG_DIR)! \
|
| 52 |
|
|
-e s!\$$BACKEND_DIR!$(BACKEND_DIR)! \
|
| 53 |
|
|
-e \\!^//.*\$$!d -e \\!^\$$!d ; \
|
| 54 |
26 |
julius |
echo "+define+TEST_NAME_STRING=\"$$TEST\"" >> $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated; \
|
| 55 |
|
|
if [ ! -z $$VCD ]; \
|
| 56 |
|
|
then echo "+define+VCD" >> $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated; \
|
| 57 |
|
|
fi; \
|
| 58 |
22 |
julius |
echo ; \
|
| 59 |
|
|
echo "Compiling RTL description files with Icarus"; \
|
| 60 |
|
|
rm -f $(SIM_RUN_DIR)/a.out; \
|
| 61 |
|
|
$(ICARUS) -c $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated $(RTL_SIM_FLAGS); \
|
| 62 |
|
|
echo; \
|
| 63 |
|
|
echo "Beginning simulation"; \
|
| 64 |
|
|
$(ICARUS_VVP) a.out; \
|
| 65 |
|
|
done
|
| 66 |
31 |
julius |
#ps aux | grep "xterm -e $(SIM_BIN_DIR)/monitor.sh $(SIM_RESULTS_DIR)/$$TEST-executed.log" | awk '{ print $2 }' | xargs kill; \
|
| 67 |
22 |
julius |
|
| 68 |
31 |
julius |
# if [ ! -z $OR1K_MONITOR ]; then \
|
| 69 |
|
|
if [ ! -z $DISPLAY ]; then \
|
| 70 |
|
|
$(SIM_BIN_DIR)/monitor.sh $(SIM_RESULTS_DIR)/$$TEST-executed.log; \
|
| 71 |
|
|
fi; \
|
| 72 |
|
|
fi; \
|
| 73 |
22 |
julius |
|
| 74 |
|
|
|
| 75 |
|
|
clean-sw:
|
| 76 |
|
|
@for TEST in $(TESTS); do \
|
| 77 |
|
|
echo "Current test: $$TEST"; \
|
| 78 |
|
|
CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
|
| 79 |
|
|
echo "Current test sw directory: " $$CURRENT_TEST_SW_DIR; \
|
| 80 |
|
|
$(MAKE) -C $$CURRENT_TEST_SW_DIR clean; \
|
| 81 |
|
|
done
|
| 82 |
31 |
julius |
$(MAKE) -C $(SW_DIR)/support clean
|
| 83 |
|
|
$(MAKE) -C $(SW_DIR)/utils clean
|
| 84 |
|
|
|
| 85 |
|
|
clean-sim:
|
| 86 |
|
|
rm -rf $(SIM_RESULTS_DIR) $(SIM_RUN_DIR)/*.*
|