OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sim/] [bin/] [icarus.scr] - Blame information for rev 45

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 julius 
// This file should be processed by the Makefile before being used
2 22 julius 
+incdir+$BENCH_DIR
3 
+incdir+$BACKEND_DIR
4 
+incdir+$RTL_DIR
5 
+incdir+$RTL_DIR/components/uart16550
6 
+incdir+$RTL_DIR/components/ethernet
7 
+incdir+$RTL_DIR/components/or1k_startup
8 
+incdir+$RTL_DIR/components/or1k_top
9 42 julius 
+incdir+$RTL_DIR/components/or1200r2
10 22 julius 
+incdir+$RTL_DIR/components/tap
11 
+incdir+$RTL_DIR/components/smii
12 
+incdir+$RTL_DIR/components/debug_if
13 
+incdir+$RTL_DIR/components/wb_sdram_ctrl
14 
 
15 43 julius 
-y $BENCH_DIR
16 
-y $BACKEND_DIR
17 
-y $RTL_DIR
18 
-y $RTL_DIR/components/uart16550
19 
-y $RTL_DIR/components/ethernet
20 
-y $RTL_DIR/components/or1k_startup
21 
-y $RTL_DIR/components/or1k_top
22 
-y $RTL_DIR/components/or1200r2
23 
-y $RTL_DIR/components/tap
24 
-y $RTL_DIR/components/smii
25 
-y $RTL_DIR/components/debug_if
26 
-y $RTL_DIR/components/wb_sdram_ctrl
27 45 julius 
-y $RTL_DIR/components/ram_wb
28 22 julius 
 
29 42 julius 
// RTL files (top)
30 43 julius 
$BENCH_DIR/orpsoc_testbench.v
31 42 julius 
 
32 43 julius 
// Couple of library files
33 
$RTL_DIR/components/smii/generic_buffers.v
34 22 julius 
$BACKEND_DIR/sim_lib.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.