OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sim/] [bin/] [verilator.scr] - Blame information for rev 82

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 44 julius 
// This file should be processed by the Makefile before being used
2 
+incdir+$BENCH_DIR
3 47 julius 
+incdir+$BENCH_DIR/../sysc/include
4 44 julius 
+incdir+$BACKEND_DIR
5 
+incdir+$RTL_DIR
6 
+incdir+$RTL_DIR/components/uart16550
7 
+incdir+$RTL_DIR/components/ethernet
8 
+incdir+$RTL_DIR/components/or1k_startup
9 
+incdir+$RTL_DIR/components/or1k_top
10 
+incdir+$RTL_DIR/components/or1200r2
11 
+incdir+$RTL_DIR/components/tap
12 
+incdir+$RTL_DIR/components/smii
13 
+incdir+$RTL_DIR/components/debug_if
14 
+incdir+$RTL_DIR/components/wb_sdram_ctrl
15 
 
16 
-y $BENCH_DIR
17 
-y $BACKEND_DIR
18 
-y $RTL_DIR
19 
-y $RTL_DIR/components/uart16550
20 
-y $RTL_DIR/components/ethernet
21 
-y $RTL_DIR/components/or1k_startup
22 
-y $RTL_DIR/components/or1k_top
23 
-y $RTL_DIR/components/or1200r2
24 
-y $RTL_DIR/components/tap
25 
-y $RTL_DIR/components/smii
26 
-y $RTL_DIR/components/debug_if
27 
-y $RTL_DIR/components/wb_sdram_ctrl
28 47 julius 
-y $RTL_DIR/components/ram_wb
29 44 julius 
 
30 
// RTL files (top)
31 
$RTL_DIR/orpsoc_top.v
32 
 
33 
-v $RTL_DIR/components/smii/generic_buffers.v
34 
-v $BACKEND_DIR/sim_lib.v
35 
 
36 47 julius 
+define+DISABLE_IOS_FOR_VERILATOR

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.