OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [support/] [board.h] - Blame information for rev 44

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 julius
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#ifdef XESS
5
#define MC_ENABLED          0
6
#else
7
#define MC_ENABLED          1
8
#endif
9
 
10
#define IC_ENABLE           0
11
#define IC_SIZE         8192
12
#define DC_ENABLE           0
13
#define DC_SIZE         8192
14
 
15
#define MC_CSR_VAL      0x0B000300
16
#define MC_MASK_VAL     0x000003ff
17
#define FLASH_BASE_ADDR 0x04000000
18
#define FLASH_SIZE      0x02000000
19
#define FLASH_BLOCK_SIZE 0x20000
20
#define FLASH_TMS_VAL   0x19220057
21
#define SDRAM_BASE_ADDR 0x00000000
22
#define SDRAM_TMS_VAL   0x00000103
23
 
24
#ifdef XESS
25
#define IN_CLK                10000000
26
#else
27
#define IN_CLK                25000000
28
#endif
29
 
30
#define TICKS_PER_SEC   100
31
 
32
#define STACK_SIZE          0x10000
33
 
34
#ifdef XESS
35
#define UART_BAUD_RATE  19200
36
#else
37
#define UART_BAUD_RATE  57600
38
#endif
39
 
40
#define UART_BASE           0x90000000
41
#define UART_IRQ        19
42
#ifdef XESS
43
#define ETH_BASE        0x92000000
44
#else
45
#define ETH_BASE        0xD0000000
46
#endif
47
#define ETH_IRQ         15
48
#define MC_BASE_ADDR    0x60000000
49
#define SPI_BASE        0xa0000000
50
 
51
#ifdef XESS
52
 #define ETH_DATA_BASE  0x00100000 /*  Address for ETH_DATA */
53
#else
54
 #define ETH_DATA_BASE  0xa8000000 /*  Address for ETH_DATA */
55
#endif
56
 
57
#define BOARD_DEF_IP      0x0a010185
58
#define BOARD_DEF_MASK  0xff000000
59
#define BOARD_DEF_GW    0x0a010101
60
 
61
#define ETH_MACADDR0      0x00
62
#define ETH_MACADDR1      0x12
63
#define ETH_MACADDR2    0x34
64
#define ETH_MACADDR3      0x56
65
#define ETH_MACADDR4    0x78
66
#define ETH_MACADDR5      0x9a
67
 
68
#define CRT_ENABLED         1
69
#define CRT_BASE_ADDR   0xc0000000
70
#define FB_BASE_ADDR      0xa8000000
71
 
72
/* Whether online help is available -- saves space */
73
#define HELP_ENABLED     1
74
 
75
/* Whether self check is enabled */
76
#define SELF_CHECK     1
77
 
78
/* Whether we have keyboard suppport */
79
#define KBD_ENABLED    1
80
 
81
/* Keyboard base address */
82
#define KBD_BASE_ADD   0x98000000
83
 
84
#define KBD_IRQ        12
85
 
86
/* Keyboard buffer size */
87
#define KBDBUF_SIZE    256
88
 
89
/* Which console is used (CT_NONE, CT_SIM, CT_UART, CT_CRT) */
90
#define CONSOLE_TYPE   CT_UART
91
 
92
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.