OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [support/] [board.h] - Blame information for rev 64

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 julius
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#define MC_ENABLED          0
5
 
6
#define IC_ENABLE           0
7
#define IC_SIZE         8192
8
#define DC_ENABLE           0
9
#define DC_SIZE         8192
10
 
11
 
12
#define IN_CLK                25000000
13
 
14
#define TICKS_PER_SEC   100
15
 
16
#define STACK_SIZE          0x10000
17
 
18 52 julius
#define UART_BAUD_RATE  115200
19 25 julius
 
20
#define UART_BASE           0x90000000
21
#define UART_IRQ        19
22
#define ETH_BASE        0xD0000000
23
#define ETH_IRQ         15
24
#define MC_BASE_ADDR    0x60000000
25
#define SPI_BASE        0xa0000000
26
 
27 52 julius
#define ETH_DATA_BASE  0xa8000000 /*  Address for ETH_DATA */
28 25 julius
 
29
#define BOARD_DEF_IP      0x0a010185
30
#define BOARD_DEF_MASK  0xff000000
31
#define BOARD_DEF_GW    0x0a010101
32
 
33
#define ETH_MACADDR0      0x00
34
#define ETH_MACADDR1      0x12
35
#define ETH_MACADDR2    0x34
36
#define ETH_MACADDR3      0x56
37
#define ETH_MACADDR4    0x78
38
#define ETH_MACADDR5      0x9a
39
 
40
 
41
/* Whether online help is available -- saves space */
42
#define HELP_ENABLED     1
43
 
44
/* Whether self check is enabled */
45
#define SELF_CHECK     1
46
 
47
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.