OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [support/] [orp.ld] - Blame information for rev 31

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 julius 
/*
2 25 julius 
MEMORY
3 
        {
4 
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
5 
        flash   : ORIGIN = 0x04000000, LENGTH = 0x00200000
6 
        ram     : ORIGIN = 0x00002000, LENGTH = 0x001fe000
7 
        icm     : ORIGIN = 0x00800000, LENGTH = 0x00004000
8 
        }
9 31 julius 
 */
10 
MEMORY
11 
        {
12 
        ram     : ORIGIN = 0x00000000, LENGTH = 0x01000000
13 
        }
14 
 
15 25 julius 
SECTIONS
16 
{
17 31 julius 
.reset :
18 25 julius 
        {
19 
        *(.reset)
20 31 julius 
        } > ram
21 25 julius 
 
22 
      .dummy ALIGN(0x04):
23 
        {
24 
        _src_beg = .;
25 31 julius 
        } > ram
26 25 julius 
 
27 
      .vectors :
28 
        AT ( ADDR (.dummy) )
29 
        {
30 
        _vec_start = .;
31 
        *(.vectors)
32 
        _vec_end = .;
33 31 julius 
        } > ram
34 25 julius 
 
35 31 julius 
        .text ALIGN(0x04):
36 
        {
37 
        *(.text)
38 
        } > ram
39 
 
40 
      .rodata :
41 
        {
42 
        *(.rodata)
43 
        *(.rodata.*)
44 
        } > ram
45 
 
46 25 julius 
     .icm :
47 
        {
48 
        _icm_start = .;
49 
        *(.icm)
50 
        _icm_end = .;
51 31 julius 
        } > ram
52 25 julius 
 
53 
     .data :
54 
        {
55 
        _dst_beg = .;
56 
        *(.data)
57 
        _dst_end = .;
58 
        } > ram
59 
 
60 
      .bss :
61 
        {
62 
        *(.bss)
63 
        } > ram
64 
 
65 
      .stack (NOLOAD) :
66 
        {
67 
        *(.stack)
68 
        _src_addr = .;
69 
        } > ram
70 
 
71 
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.