OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [support/] [orp.ld] - Blame information for rev 44

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 julius
/*
2 25 julius
MEMORY
3
        {
4
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
5
        flash   : ORIGIN = 0x04000000, LENGTH = 0x00200000
6
        ram     : ORIGIN = 0x00002000, LENGTH = 0x001fe000
7
        icm     : ORIGIN = 0x00800000, LENGTH = 0x00004000
8
        }
9 31 julius
 */
10
MEMORY
11
        {
12 33 julius
        reset   : ORIGIN = 0x00000000, LENGTH = 0x00000200
13
        vectors : ORIGIN = 0x00000200, LENGTH = 0x00001000
14
        ram     : ORIGIN = 0x00001200, LENGTH = 0x00FFED00
15 31 julius
        }
16
 
17 25 julius
SECTIONS
18
{
19 33 julius
        .reset :
20 25 julius
        {
21
        *(.reset)
22 33 julius
        } > reset
23 25 julius
 
24 33 julius
 
25 25 julius
 
26 33 julius
        .vectors :
27 25 julius
        {
28
        _vec_start = .;
29
        *(.vectors)
30
        _vec_end = .;
31 33 julius
        } > vectors
32 25 julius
 
33 33 julius
        .text :
34 31 julius
        {
35
        *(.text)
36
        } > ram
37
 
38
      .rodata :
39
        {
40
        *(.rodata)
41
        *(.rodata.*)
42
        } > ram
43
 
44 25 julius
     .icm :
45
        {
46
        _icm_start = .;
47
        *(.icm)
48
        _icm_end = .;
49 31 julius
        } > ram
50 25 julius
 
51
     .data :
52
        {
53
        _dst_beg = .;
54
        *(.data)
55
        _dst_end = .;
56
        } > ram
57
 
58
      .bss :
59
        {
60
        *(.bss)
61
        } > ram
62
 
63
      .stack (NOLOAD) :
64
        {
65
        *(.stack)
66
        _src_addr = .;
67
        } > ram
68
 
69
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.