OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [beta_2.0/] [regressions/] [multi_core/] [cp_code.list] - Blame information for rev 218

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 218 diegovalve
//List file created by theia_compile
2
0:      0                //NOP R0 R0 R0
3
1:      0                //NOP R0 R0 R0
4
2:      0                //NOP R0 R0 R0
5
3:      d000000         //ASSIGN R0 I(0 )
6
//SrcOffset = 0;
7
4:      d800000         //ASSIGN R128 I(0 )
8
5:      20b8000         //ADD R11 R128 R0
9
//DstOffsetAndLen = (0x0 | (66 << 20)  );
10
6:      d800000         //ASSIGN R128 I(0 )
11
7:      d810042         //ASSIGN R129 I(66 )
12
8:      d820014         //ASSIGN R130 I(20 )
13
9:      11838182                //SHL R131 R129 R130
14
10:     5848083         //OR R132 R128 R131
15
11:     20c8400         //ADD R12 R132 R0
16
12:     c150a00         //BLE R21 R10 R0
17
//branch delay
18
13:     c0000           //NOP R12 R0 R0
19
//Setting destination ID SPR for Copy data block
20
14:     2030a00         //ADD R3 R10 R0
21
// SrcOffset += 66;
22
//Copy data block
23
15:     e000b0c         //COPYBLOCK DstId: R0 SrcOffset: R11 DstOffsetAndLen: R12
24
16:     d800042         //ASSIGN R128 I(66 )
25
17:     20b800b         //ADD R11 R128 R11
26
//Storing constant '1'
27
18:     2810000         //ADD R129 R0 R0
28
// CoredId++;
29
19:     20a0a81         //ADD R10 R10 R129
30
//while loop goto re-eval boolean
31
20:     60c0000         //BRANCH R12 R0 R0
32
//branch delay
33
21:     c0000           //NOP R12 R0 R0
34
22:     d800001         //ASSIGN R128 I(1 )
35
23:     71a0280         //BEQ R26 R2 R128
36
//branch delay
37
24:     160000          //NOP R22 R0 R0
38
//while loop goto re-eval boolean
39
25:     6160000         //BRANCH R22 R0 R0
40
//branch delay
41
26:     160000          //NOP R22 R0 R0
42
//  SrcOffset = 0;
43
27:     d810000         //ASSIGN R129 I(0 )
44
28:     20b8100         //ADD R11 R129 R0
45
//  DstOffsetAndLen = (0x0 | (147<<20) | (1<<31) );
46
29:     d800000         //ASSIGN R128 I(0 )
47
30:     d810093         //ASSIGN R129 I(147 )
48
31:     d820014         //ASSIGN R130 I(20 )
49
32:     11838182                //SHL R131 R129 R130
50
33:     5848083         //OR R132 R128 R131
51
34:     d850001         //ASSIGN R133 I(1 )
52
35:     d86001f         //ASSIGN R134 I(31 )
53
36:     11878586                //SHL R135 R133 R134
54
37:     5888487         //OR R136 R132 R135
55
38:     20c8800         //ADD R12 R136 R0
56
39:     d80001f         //ASSIGN R128 I(31 )
57
//Setting destination ID SPR for Copy data block
58
40:     2038000         //ADD R3 R128 R0
59
//  copy_data_block < 31 , DstOffsetAndLen  ,SrcOffset>;
60
//Copy data block
61
41:     e000b0c         //COPYBLOCK DstId: R0 SrcOffset: R11 DstOffsetAndLen: R12
62
//  start <31>;
63
//Start
64
42:     1200000         //DELIVERCOMMAND R32 R0 R0
65
//  exit ;
66
//Exit
67
43:     f000000         //EXIT R0 R0 R0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.