URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [icarus_version/] [rtl/] [aDefinitions.v] - Blame information for rev 191

Go to most recent revision | Details | Compare with Previous | View Log


/**********************************************************************************
Theaia, Ray Cast Programable graphic Processing Unit.
Copyright (C) 2009  Diego Valverde (diego.valverde.g@gmail.com)
 
This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; either version 2
of the License, or (at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 
***********************************************************************************/
 
 
/*******************************************************************************
Module Description:
 
        This module defines constants that are going to be used
        all over the code. By now you have may noticed that all
        constants are pre-compilation define directives. This is
        for simulation perfomance reasons mainly.
*******************************************************************************/
//`define VERILATOR 1
`define MAX_CORES 4             //The number of cores, make sure you update MAX_CORE_BITS!
`define MAX_CORE_BITS 2                 // 2 ^ MAX_CORE_BITS = MAX_CORES
`define MAX_TMEM_BANKS 4                //The number of memory banks for TMEM
`define MAX_TMEM_BITS 2                 //2 ^ MAX_TMEM_BANKS = MAX_TMEM_BITS
`define SELECT_ALL_CORES `MAX_CORES'b1111               //XXX: Change for more cores
//---------------------------------------------------------------------------------
//Verilog provides a `default_nettype none compiler directive.  When
//this directive is set, implicit data types are disabled, which will make any
//undeclared signal name a syntax error.This is very usefull to avoid annoying
//automatic 1 bit long wire declaration where you don't want them to be!
`default_nettype none
 
//The clock cycle
`define CLOCK_CYCLE  5
`define CLOCK_PERIOD 10
//---------------------------------------------------------------------------------
//Defines the Scale. This very important because it sets the fixed point precision.
//The Scale defines the number bits that are used as the decimal part of the number.
//The code has been written in such a way that allows you to change the value of the
//Scale, so that it is possible to experiment with different scenarios. SCALE can be
//no smaller that 1 and no bigger that WIDTH.
`define SCALE        17
 
//The next section defines the length of the registers, buses and other structures, 
//do not change this valued unless you really know what you are doing (seriously!)
`define WIDTH        32
`define WB_WIDTH     32  //width of wish-bone buses             
`define LONG_WIDTH   64
 
`define WB_SIMPLE_READ_CYCLE  0
`define WB_SIMPLE_WRITE_CYCLE 1
//---------------------------------------------------------------------------------
//Next are the constants that define the size of the instructions.
//instructions are formed like this:
// Tupe I:
// Operand         (of size INSTRUCTION_OP_LENGTH )
// DestinationAddr (of size DATA_ADDRESS_WIDTH )
// SourceAddrr1    (of size DATA_ADDRESS_WIDTH )
// SourceAddrr2    (of size DATA_ADDRESS_WIDTH )        
//Type II:
// Operand         (of size INSTRUCTION_OP_LENGTH )
// DestinationAddr (of size DATA_ADDRESS_WIDTH )
// InmeadiateValue (of size WIDTH = DATA_ADDRESS_WIDTH * 2 )
//
//You can play around with the size of instuctions, but keep
//in mind that Bits 3 and 4 of the Operand have a special meaning
//that is used for the jump familiy of instructions (see Documentation).
//Also the MSB of Operand is used by the decoder to distinguish 
//between Type I and Type II instructions.
`define INSTRUCTION_WIDTH       64
`define INSTRUCTION_OP_LENGTH   16
`define INSTRUCTION_IMM_BITPOS  54
`define INSTRUCTION_IMM_BIT     6       //don't change this!
 
//Defines the Lenght of Memory blocks
`define DATA_ROW_WIDTH        96
`define DATA_ADDRESS_WIDTH    16
`define ROM_ADDRESS_WIDTH     16
`define ROM_ADDRESS_SEL_MASK  `ROM_ADDRESS_WIDTH'h8000
 
//---------------------------------------------------------------------------------
//The next section defines the code memory entry point for the various code routines
//Please keep this syntax ENTRYPOINT_ADDR_* because the perl script that
//parses the user code expects this pattern in order to read in the tokens
 
//Internal Entry points (default ROM Address)
`define ENTRYPOINT_ADRR_INITIAL                 `ROM_ADDRESS_WIDTH'd0   //0 - This should always be zero
`define ENTRYPOINT_ADRR_CPPU                    `ROM_ADDRESS_WIDTH'd69
`define ENTRYPOINT_ADRR_RGU                     `ROM_ADDRESS_WIDTH'd73
`define ENTRYPOINT_ADRR_AABBIU                  `ROM_ADDRESS_WIDTH'd97
`define ENTRYPOINT_ADRR_BIU                     `ROM_ADDRESS_WIDTH'd185
`define ENTRYPOINT_ADRR_PSU                     `ROM_ADDRESS_WIDTH'd268
`define ENTRYPOINT_ADRR_PSU2                    `ROM_ADDRESS_WIDTH'd284
`define ENTRYPOINT_ADRR_TCC                     `ROM_ADDRESS_WIDTH'd226
`define ENTRYPOINT_ADRR_NPG                     `ROM_ADDRESS_WIDTH'd81
//User Entry points (default ROM Address)
`define ENTRYPOINT_ADRR_USERCONSTANTS           `ROM_ADDRESS_WIDTH'd312
`define ENTRYPOINT_ADRR_PIXELSHADER             `ROM_ADDRESS_WIDTH'd314
`define ENTRYPOINT_ADRR_MAIN                    `ROM_ADDRESS_WIDTH'd37
 
//Please keep this syntax ENTRYPOINT_INDEX_* because the perl script that
//parses the user code expects this pattern in order to read in the tokens
//Internal subroutines
`define ENTRYPOINT_INDEX_INITIAL                `ROM_ADDRESS_WIDTH'h8000
`define ENTRYPOINT_INDEX_CPPU                   `ROM_ADDRESS_WIDTH'h8001
`define ENTRYPOINT_INDEX_RGU                    `ROM_ADDRESS_WIDTH'h8002
`define ENTRYPOINT_INDEX_AABBIU                 `ROM_ADDRESS_WIDTH'h8003
`define ENTRYPOINT_INDEX_BIU                    `ROM_ADDRESS_WIDTH'h8004
`define ENTRYPOINT_INDEX_PSU                    `ROM_ADDRESS_WIDTH'h8005
`define ENTRYPOINT_INDEX_PSU2                   `ROM_ADDRESS_WIDTH'h8006
`define ENTRYPOINT_INDEX_TCC                    `ROM_ADDRESS_WIDTH'h8007
`define ENTRYPOINT_INDEX_NPG                    `ROM_ADDRESS_WIDTH'h8008
//User defined subroutines
`define ENTRYPOINT_INDEX_USERCONSTANTS          `ROM_ADDRESS_WIDTH'h8009
`define ENTRYPOINT_INDEX_PIXELSHADER            `ROM_ADDRESS_WIDTH'h800A
`define ENTRYPOINT_INDEX_MAIN                   `ROM_ADDRESS_WIDTH'h800B
 
`define USER_AABBIU_UCODE_ADDRESS `ROM_ADDRESS_WIDTH'b1000000000000000
//---------------------------------------------------------------------------------
//This handy little macro allows me to print stuff either to STDOUT or a file.
//Notice that the compilation vairable DUMP_CODE must be set if you want to print
//to a file. In XILINX right click 'Simulate Beahvioral Model' -> Properties and
//under 'Specify `define macro name and value' type 'DEBUG=1|DUMP_CODE=1|DEBUG_CORE=<core you want to dump>'
`ifdef DUMP_CODE
 
        `define LOGME  $fwrite(ucode_file,
`else
        `define LOGME  $write(
`endif
//---------------------------------------------------------------------------------     
`define TRUE     32'h1
`define FALSE    32'h0
`define RT_TRUE  48'b1
`define RT_FALSE 48'b0
//---------------------------------------------------------------------------------     
 
`define GENERAL_PURPOSE_REG_ADDR_MASK  `DATA_ADDRESS_WIDTH'h1F
`define VOID                           `DATA_ADDRESS_WIDTH'd0   //0000
//** Control register bits **//
`define CR_EN_LIGHTS   0
`define CR_EN_TEXTURE  1
`define CR_USER_AABBIU 2
/** Swapping registers **/
//** Configuration Registers **//
`define CREG_LIGHT_INFO                   `DATA_ADDRESS_WIDTH'd0
`define CREG_CAMERA_POSITION              `DATA_ADDRESS_WIDTH'd1
`define CREG_PROJECTION_WINDOW_MIN        `DATA_ADDRESS_WIDTH'd2
`define CREG_PROJECTION_WINDOW_MAX        `DATA_ADDRESS_WIDTH'd3
`define CREG_RESOLUTION                   `DATA_ADDRESS_WIDTH'd4
`define CREG_TEXTURE_SIZE                 `DATA_ADDRESS_WIDTH'd5
`define CREG_PIXEL_2D_INITIAL_POSITION    `DATA_ADDRESS_WIDTH'd6
`define CREG_PIXEL_2D_FINAL_POSITION      `DATA_ADDRESS_WIDTH'd7
`define CREG_MAX_PRIMITIVES               `DATA_ADDRESS_WIDTH'd8
`define CREG_FIRST_LIGTH                  `DATA_ADDRESS_WIDTH'd10
`define CREG_FIRST_LIGTH_DIFFUSE          `DATA_ADDRESS_WIDTH'd10
//OK, so from address 0x06 to 0x0F is where the lights are,watch out values are harcoded
//for now!! (look in ROM.v for hardcoded values!!!)
 
 
//Don't change the order of the registers. CREG_V* and CREG_UV* registers
//need to be in that specific order for the triangle fetcher to work 
//correctly!
 
`define CREG_AABBMIN                   `DATA_ADDRESS_WIDTH'd42
`define CREG_AABBMAX                   `DATA_ADDRESS_WIDTH'd43
`define CREG_V0                        `DATA_ADDRESS_WIDTH'd44
`define CREG_UV0                       `DATA_ADDRESS_WIDTH'd45
`define CREG_V1                        `DATA_ADDRESS_WIDTH'd46
`define CREG_UV1                       `DATA_ADDRESS_WIDTH'd47
`define CREG_V2                        `DATA_ADDRESS_WIDTH'd48
`define CREG_UV2                       `DATA_ADDRESS_WIDTH'd49
`define CREG_TRI_DIFFUSE               `DATA_ADDRESS_WIDTH'd50
`define CREG_TEX_COLOR1                `DATA_ADDRESS_WIDTH'd53
`define CREG_TEX_COLOR2                `DATA_ADDRESS_WIDTH'd54
`define CREG_TEX_COLOR3                `DATA_ADDRESS_WIDTH'd55
`define CREG_TEX_COLOR4                `DATA_ADDRESS_WIDTH'd56
`define CREG_TEX_COLOR5                `DATA_ADDRESS_WIDTH'd57
`define CREG_TEX_COLOR6                `DATA_ADDRESS_WIDTH'd58
`define CREG_TEX_COLOR7                `DATA_ADDRESS_WIDTH'd59
 
 
/** Non-Swapping registers **/
// ** User Registers **//
//General Purpose registers, the user may put what ever he/she
//wants in here...
`define C1     `DATA_ADDRESS_WIDTH'd64
`define C2     `DATA_ADDRESS_WIDTH'd65
`define C3     `DATA_ADDRESS_WIDTH'd66
`define C4     `DATA_ADDRESS_WIDTH'd67
`define C5     `DATA_ADDRESS_WIDTH'd68
`define C6     `DATA_ADDRESS_WIDTH'd69
`define C7     `DATA_ADDRESS_WIDTH'd70
`define R1              `DATA_ADDRESS_WIDTH'd71
`define R2              `DATA_ADDRESS_WIDTH'd72
`define R3              `DATA_ADDRESS_WIDTH'd73
`define R4              `DATA_ADDRESS_WIDTH'd74
`define R5              `DATA_ADDRESS_WIDTH'd75
`define R6              `DATA_ADDRESS_WIDTH'd76
`define R7              `DATA_ADDRESS_WIDTH'd77
`define R8              `DATA_ADDRESS_WIDTH'd78
`define R9              `DATA_ADDRESS_WIDTH'd79
`define R10             `DATA_ADDRESS_WIDTH'd80
`define R11             `DATA_ADDRESS_WIDTH'd81
`define R12             `DATA_ADDRESS_WIDTH'd82
 
//** Internal Registers **//
`define CREG_PROJECTION_WINDOW_SCALE   `DATA_ADDRESS_WIDTH'd83
`define CREG_UNORMALIZED_DIRECTION     `DATA_ADDRESS_WIDTH'd84
`define CREG_RAY_DIRECTION             `DATA_ADDRESS_WIDTH'd85
`define CREG_E1_LAST                   `DATA_ADDRESS_WIDTH'd86
`define CREG_E2_LAST                   `DATA_ADDRESS_WIDTH'd87
`define CREG_T                         `DATA_ADDRESS_WIDTH'd88
`define CREG_P                         `DATA_ADDRESS_WIDTH'd89
`define CREG_Q                         `DATA_ADDRESS_WIDTH'd90
`define CREG_UV0_LAST                  `DATA_ADDRESS_WIDTH'd91
`define CREG_UV1_LAST                  `DATA_ADDRESS_WIDTH'd92
`define CREG_UV2_LAST                  `DATA_ADDRESS_WIDTH'd93
`define CREG_TRI_DIFFUSE_LAST          `DATA_ADDRESS_WIDTH'd94
`define CREG_LAST_t                    `DATA_ADDRESS_WIDTH'd95
`define CREG_LAST_u                    `DATA_ADDRESS_WIDTH'd96 //0
`define CREG_LAST_v                    `DATA_ADDRESS_WIDTH'd97 //1
`define CREG_COLOR_ACC                 `DATA_ADDRESS_WIDTH'd98 //2
`define CREG_t                         `DATA_ADDRESS_WIDTH'd99 //3
`define CREG_E1                        `DATA_ADDRESS_WIDTH'd100 //4
`define CREG_E2                        `DATA_ADDRESS_WIDTH'd101 //5
`define CREG_DELTA                     `DATA_ADDRESS_WIDTH'd102 //6
`define CREG_u                         `DATA_ADDRESS_WIDTH'd103 //7
`define CREG_v                         `DATA_ADDRESS_WIDTH'd104 //8
`define CREG_H1                        `DATA_ADDRESS_WIDTH'd105 //9
`define CREG_H2                        `DATA_ADDRESS_WIDTH'd106 //10
`define CREG_H3                        `DATA_ADDRESS_WIDTH'd107 //11
`define CREG_PIXEL_PITCH               `DATA_ADDRESS_WIDTH'd108 //12
 
`define CREG_LAST_COL                  `DATA_ADDRESS_WIDTH'd109 //the last valid column, simply CREG_RESOLUTIONX - 1
`define CREG_TEXTURE_COLOR             `DATA_ADDRESS_WIDTH'd110 //14
`define CREG_PIXEL_2D_POSITION         `DATA_ADDRESS_WIDTH'd111 //15
`define CREG_TEXWEIGHT1                `DATA_ADDRESS_WIDTH'd112 //16    
`define CREG_TEXWEIGHT2                `DATA_ADDRESS_WIDTH'd113 //17    
`define CREG_TEXWEIGHT3                `DATA_ADDRESS_WIDTH'd114 //18    
`define CREG_TEXWEIGHT4                `DATA_ADDRESS_WIDTH'd115 //19
`define CREG_TEX_COORD1                `DATA_ADDRESS_WIDTH'd116 //20    
`define CREG_TEX_COORD2                `DATA_ADDRESS_WIDTH'd117 //21
`define R99                            `DATA_ADDRESS_WIDTH'd118 //22
`define CREG_ZERO                      `DATA_ADDRESS_WIDTH'd119 //23
`define CREG_CURRENT_OUTPUT_PIXEL      `DATA_ADDRESS_WIDTH'd120 //24
`define CREG_3                         `DATA_ADDRESS_WIDTH'd121 //25
`define CREG_012                       `DATA_ADDRESS_WIDTH'd122 //26
`define CREG_PRIMITIVE_COUNT           `DATA_ADDRESS_WIDTH'd123 //27
`define CREG_HIT                       `DATA_ADDRESS_WIDTH'd124 //28
 
//** Ouput registers **//
 
`define OREG_PIXEL_COLOR               `DATA_ADDRESS_WIDTH'd128
`define OREG_TEX_COORD1                `DATA_ADDRESS_WIDTH'd129
`define OREG_TEX_COORD2                `DATA_ADDRESS_WIDTH'd130
`define OREG_ADDR_O                    `DATA_ADDRESS_WIDTH'd131
//-------------------------------------------------------------
//*** Instruction Set ***
//The order of the instructions is important here!. Don't change
//it unless you know what you are doing. For example all the 'SET'
//family of instructions have the MSB bit in 1. This means that
//if you add an instruction and the MSB=1, this instruction will treated
//as type II (see manual) meaning the second 32bit argument is expected to be
//an inmediate value instead of a register address!
//Another example is that in the JUMP family Bits 3 and 4 have a special
//meaning: b4b3 = 01 => X jump type, b4b3 = 10 => Y jump type, finally 
//b4b3 = 11 means Z jump type.
//All this is just to tell you: Don't play with these values!
 
// *** Type I Instructions (OP DST REG1 REG2) ***
`define NOP    `INSTRUCTION_OP_LENGTH'b0_000000         //0
`define ADD     `INSTRUCTION_OP_LENGTH'b0_000001        //1
`define SUB             `INSTRUCTION_OP_LENGTH'b0_000010        //2
`define DIV             `INSTRUCTION_OP_LENGTH'b0_000011        //3
`define MUL     `INSTRUCTION_OP_LENGTH'b0_000100        //4
`define MAG             `INSTRUCTION_OP_LENGTH'b0_000101        //5
`define COPY    `INSTRUCTION_OP_LENGTH'b0_000111        //7
`define JGX             `INSTRUCTION_OP_LENGTH'b0_001_000       //8
`define JLX             `INSTRUCTION_OP_LENGTH'b0_001_001       //9
`define JEQX    `INSTRUCTION_OP_LENGTH'b0_001_010       //10 - A
`define JNEX    `INSTRUCTION_OP_LENGTH'b0_001_011       //11 - B
`define JGEX    `INSTRUCTION_OP_LENGTH'b0_001_100       //12 - C
`define JLEX    `INSTRUCTION_OP_LENGTH'b0_001_101       //13 - D
`define INC             `INSTRUCTION_OP_LENGTH'b0_001_110       //14 - E
`define ZERO    `INSTRUCTION_OP_LENGTH'b0_001_111       //15 - F
`define JGY             `INSTRUCTION_OP_LENGTH'b0_010_000       //16
`define JLY             `INSTRUCTION_OP_LENGTH'b0_010_001       //17
`define JEQY    `INSTRUCTION_OP_LENGTH'b0_010_010       //18
`define JNEY    `INSTRUCTION_OP_LENGTH'b0_010_011       //19
`define JGEY    `INSTRUCTION_OP_LENGTH'b0_010_100       //20
`define JLEY    `INSTRUCTION_OP_LENGTH'b0_010_101       //21
`define CROSS   `INSTRUCTION_OP_LENGTH'b0_010_110       //22
`define DOT             `INSTRUCTION_OP_LENGTH'b0_010_111       //23
`define JGZ             `INSTRUCTION_OP_LENGTH'b0_011_000       //24
`define JLZ             `INSTRUCTION_OP_LENGTH'b0_011_001       //25
`define JEQZ    `INSTRUCTION_OP_LENGTH'b0_011_010       //26
`define JNEZ    `INSTRUCTION_OP_LENGTH'b0_011_011       //27
`define JGEZ    `INSTRUCTION_OP_LENGTH'b0_011_100       //28
`define JLEZ    `INSTRUCTION_OP_LENGTH'b0_011_101       //29
 
//The next instruction is for simulation debug only
//not to be synthetized! Pretty much behaves the same
//as a NOP, only that prints the register value to
//a log file called 'Registers.log'
`ifdef DEBUG
`define DEBUG_PRINT `INSTRUCTION_OP_LENGTH'b0_011_110   //30
`endif
 
`define MULP     `INSTRUCTION_OP_LENGTH'b0_011_111                      //31    R1.z = S1.x * S1.y
`define MOD      `INSTRUCTION_OP_LENGTH'b0_100_000                      //32    R = MODULO( S1,S2 )
`define FRAC     `INSTRUCTION_OP_LENGTH'b0_100_001                      //33    R =FractionalPart( S1 )
`define INTP     `INSTRUCTION_OP_LENGTH'b0_100_010                      //34    R =IntergerPart( S1 )
`define NEG      `INSTRUCTION_OP_LENGTH'b0_100_011                      //35    R = -S1
`define DEC      `INSTRUCTION_OP_LENGTH'b0_100_100                      //36    R = S1--
`define XCHANGEX `INSTRUCTION_OP_LENGTH'b0_100_101              //              R.x = S2.x, R.y = S1.y, R.z = S1.z
`define XCHANGEY `INSTRUCTION_OP_LENGTH'b0_100_110              //              R.x = S1.x, R.y = S2.y, R.z = S1.z
`define XCHANGEZ `INSTRUCTION_OP_LENGTH'b0_100_111              //              R.x = S1.x, R.y = S1.y, R.z = S2.z
`define IMUL     `INSTRUCTION_OP_LENGTH'b0_101_000              //              R = INTEGER( S1 * S2 )
`define UNSCALE  `INSTRUCTION_OP_LENGTH'b0_101_001              //              R = S1 >> SCALE
`define RESCALE  `INSTRUCTION_OP_LENGTH'b0_101_010              //              R = S1 << SCALE
`define INCX     `INSTRUCTION_OP_LENGTH'b0_101_011         //    R.X = S1.X + 1
`define INCY     `INSTRUCTION_OP_LENGTH'b0_101_100         //    R.Y = S1.Y + 1
`define INCZ     `INSTRUCTION_OP_LENGTH'b0_101_101         //    R.Z = S1.Z + 1
`define OMWRITE  `INSTRUCTION_OP_LENGTH'b0_101_111         //47    IO write to O memory
`define TMREAD   `INSTRUCTION_OP_LENGTH'b0_110_000         //48    IO read from T memory
`define LEA      `INSTRUCTION_OP_LENGTH'b0_110_001         //49    Load effective address
 
//*** Type II Instructions (OP DST REG1 IMM) ***
`define RETURN          `INSTRUCTION_OP_LENGTH'b1_000000 //64  0x40
`define SETX            `INSTRUCTION_OP_LENGTH'b1_000001 //65  0x41
`define SETY            `INSTRUCTION_OP_LENGTH'b1_000010 //66
`define SETZ            `INSTRUCTION_OP_LENGTH'b1_000011 //67
`define SWIZZLE3D       `INSTRUCTION_OP_LENGTH'b1_000100 //68 
`define JMP             `INSTRUCTION_OP_LENGTH'b1_011000 //56
`define CALL            `INSTRUCTION_OP_LENGTH'b1_011001 //57
`define RET             `INSTRUCTION_OP_LENGTH'b1_011010 //58
 
//-------------------------------------------------------------
 
//All the posible values for the SWIZZLE3D instruction are defined next
`define SWIZZLE_XXX             32'd0
`define SWIZZLE_YYY             32'd1
`define SWIZZLE_ZZZ             32'd2
`define SWIZZLE_XYY             32'd3
`define SWIZZLE_XXY             32'd4
`define SWIZZLE_XZZ             32'd5
`define SWIZZLE_XXZ             32'd6
`define SWIZZLE_YXX             32'd7
`define SWIZZLE_YYX             32'd8
`define SWIZZLE_YZZ             32'd9
`define SWIZZLE_YYZ             32'd10
`define SWIZZLE_ZXX             32'd11
`define SWIZZLE_ZZX             32'd12
`define SWIZZLE_ZYY             32'd13
`define SWIZZLE_ZZY             32'd14
`define SWIZZLE_XZX             32'd15
`define SWIZZLE_XYX             32'd16
`define SWIZZLE_YXY             32'd17
`define SWIZZLE_YZY             32'd18
`define SWIZZLE_ZXZ             32'd19
`define SWIZZLE_ZYZ             32'd20
`define SWIZZLE_YXZ             32'd21
 
 

Line No.	Rev	Author	Line
1	178	diegovalve	`/**********************************************************************************`
2			`Theaia, Ray Cast Programable graphic Processing Unit.`
3			`Copyright (C) 2009 Diego Valverde (diego.valverde.g@gmail.com)`
4
5			`This program is free software; you can redistribute it and/or`
6			`modify it under the terms of the GNU General Public License`
7			`as published by the Free Software Foundation; either version 2`
8			`of the License, or (at your option) any later version.`
9
10			`This program is distributed in the hope that it will be useful,`
11			`but WITHOUT ANY WARRANTY; without even the implied warranty of`
12			`MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the`
13			`GNU General Public License for more details.`
14
15			`You should have received a copy of the GNU General Public License`
16			`along with this program; if not, write to the Free Software`
17			`Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.`
18
19			`***********************************************************************************/`
20
21
22			`/*******************************************************************************`
23			`Module Description:`
24
25			`This module defines constants that are going to be used`
26			`all over the code. By now you have may noticed that all`
27			`constants are pre-compilation define directives. This is`
28			`for simulation perfomance reasons mainly.`
29			`*******************************************************************************/`
30			//`define VERILATOR 1
31	158	diegovalve	`define MAX_CORES 4 //The number of cores, make sure you update MAX_CORE_BITS!
32			`define MAX_CORE_BITS 2 // 2 ^ MAX_CORE_BITS = MAX_CORES
33	188	diegovalve	`define MAX_TMEM_BANKS 4 //The number of memory banks for TMEM
34			`define MAX_TMEM_BITS 2 //2 ^ MAX_TMEM_BANKS = MAX_TMEM_BITS
35	178	diegovalve	`define SELECT_ALL_CORES `MAX_CORES'b1111 //XXX: Change for more cores
36			`//---------------------------------------------------------------------------------`
37			//Verilog provides a `default_nettype none compiler directive. When
38			`//this directive is set, implicit data types are disabled, which will make any`
39			`//undeclared signal name a syntax error.This is very usefull to avoid annoying`
40			`//automatic 1 bit long wire declaration where you don't want them to be!`
41			`default_nettype none
42
43			`//The clock cycle`
44			`define CLOCK_CYCLE 5
45			`define CLOCK_PERIOD 10
46			`//---------------------------------------------------------------------------------`
47			`//Defines the Scale. This very important because it sets the fixed point precision.`
48			`//The Scale defines the number bits that are used as the decimal part of the number.`
49			`//The code has been written in such a way that allows you to change the value of the`
50			`//Scale, so that it is possible to experiment with different scenarios. SCALE can be`
51			`//no smaller that 1 and no bigger that WIDTH.`
52			`define SCALE 17
53
54			`//The next section defines the length of the registers, buses and other structures,`
55			`//do not change this valued unless you really know what you are doing (seriously!)`
56			`define WIDTH 32
57			`define WB_WIDTH 32 //width of wish-bone buses
58			`define LONG_WIDTH 64
59
60			`define WB_SIMPLE_READ_CYCLE 0
61			`define WB_SIMPLE_WRITE_CYCLE 1
62			`//---------------------------------------------------------------------------------`
63			`//Next are the constants that define the size of the instructions.`
64			`//instructions are formed like this:`
65			`// Tupe I:`
66			`// Operand (of size INSTRUCTION_OP_LENGTH )`
67			`// DestinationAddr (of size DATA_ADDRESS_WIDTH )`
68			`// SourceAddrr1 (of size DATA_ADDRESS_WIDTH )`
69			`// SourceAddrr2 (of size DATA_ADDRESS_WIDTH )`
70			`//Type II:`
71			`// Operand (of size INSTRUCTION_OP_LENGTH )`
72			`// DestinationAddr (of size DATA_ADDRESS_WIDTH )`
73	158	diegovalve	`// InmeadiateValue (of size WIDTH = DATA_ADDRESS_WIDTH * 2 )`
74	178	diegovalve	`//`
75			`//You can play around with the size of instuctions, but keep`
76			`//in mind that Bits 3 and 4 of the Operand have a special meaning`
77			`//that is used for the jump familiy of instructions (see Documentation).`
78			`//Also the MSB of Operand is used by the decoder to distinguish`
79			`//between Type I and Type II instructions.`
80			`define INSTRUCTION_WIDTH 64
81			`define INSTRUCTION_OP_LENGTH 16
82			`define INSTRUCTION_IMM_BITPOS 54
83			`define INSTRUCTION_IMM_BIT 6 //don't change this!
84
85			`//Defines the Lenght of Memory blocks`
86			`define DATA_ROW_WIDTH 96
87			`define DATA_ADDRESS_WIDTH 16
88			`define ROM_ADDRESS_WIDTH 16
89			`define ROM_ADDRESS_SEL_MASK `ROM_ADDRESS_WIDTH'h8000
90
91			`//---------------------------------------------------------------------------------`
92			`//The next section defines the code memory entry point for the various code routines`
93			`//Please keep this syntax ENTRYPOINT_ADDR_* because the perl script that`
94			`//parses the user code expects this pattern in order to read in the tokens`
95
96			`//Internal Entry points (default ROM Address)`
97			`define ENTRYPOINT_ADRR_INITIAL `ROM_ADDRESS_WIDTH'd0 //0 - This should always be zero
98	188	diegovalve	`define ENTRYPOINT_ADRR_CPPU `ROM_ADDRESS_WIDTH'd69
99			`define ENTRYPOINT_ADRR_RGU `ROM_ADDRESS_WIDTH'd73
100			`define ENTRYPOINT_ADRR_AABBIU `ROM_ADDRESS_WIDTH'd97
101			`define ENTRYPOINT_ADRR_BIU `ROM_ADDRESS_WIDTH'd185
102			`define ENTRYPOINT_ADRR_PSU `ROM_ADDRESS_WIDTH'd268
103			`define ENTRYPOINT_ADRR_PSU2 `ROM_ADDRESS_WIDTH'd284
104			`define ENTRYPOINT_ADRR_TCC `ROM_ADDRESS_WIDTH'd226
105			`define ENTRYPOINT_ADRR_NPG `ROM_ADDRESS_WIDTH'd81
106	178	diegovalve	`//User Entry points (default ROM Address)`
107	188	diegovalve	`define ENTRYPOINT_ADRR_USERCONSTANTS `ROM_ADDRESS_WIDTH'd312
108			`define ENTRYPOINT_ADRR_PIXELSHADER `ROM_ADDRESS_WIDTH'd314
109	178	diegovalve	`define ENTRYPOINT_ADRR_MAIN `ROM_ADDRESS_WIDTH'd37
110
111			`//Please keep this syntax ENTRYPOINT_INDEX_* because the perl script that`
112			`//parses the user code expects this pattern in order to read in the tokens`
113			`//Internal subroutines`
114			`define ENTRYPOINT_INDEX_INITIAL `ROM_ADDRESS_WIDTH'h8000
115			`define ENTRYPOINT_INDEX_CPPU `ROM_ADDRESS_WIDTH'h8001
116			`define ENTRYPOINT_INDEX_RGU `ROM_ADDRESS_WIDTH'h8002
117			`define ENTRYPOINT_INDEX_AABBIU `ROM_ADDRESS_WIDTH'h8003
118			`define ENTRYPOINT_INDEX_BIU `ROM_ADDRESS_WIDTH'h8004
119			`define ENTRYPOINT_INDEX_PSU `ROM_ADDRESS_WIDTH'h8005
120			`define ENTRYPOINT_INDEX_PSU2 `ROM_ADDRESS_WIDTH'h8006
121			`define ENTRYPOINT_INDEX_TCC `ROM_ADDRESS_WIDTH'h8007
122			`define ENTRYPOINT_INDEX_NPG `ROM_ADDRESS_WIDTH'h8008
123			`//User defined subroutines`
124			`define ENTRYPOINT_INDEX_USERCONSTANTS `ROM_ADDRESS_WIDTH'h8009
125	158	diegovalve	`define ENTRYPOINT_INDEX_PIXELSHADER `ROM_ADDRESS_WIDTH'h800A
126	178	diegovalve	`define ENTRYPOINT_INDEX_MAIN `ROM_ADDRESS_WIDTH'h800B
127
128			`define USER_AABBIU_UCODE_ADDRESS `ROM_ADDRESS_WIDTH'b1000000000000000
129			`//---------------------------------------------------------------------------------`
130			`//This handy little macro allows me to print stuff either to STDOUT or a file.`
131			`//Notice that the compilation vairable DUMP_CODE must be set if you want to print`
132			`//to a file. In XILINX right click 'Simulate Beahvioral Model' -> Properties and`
133			//under 'Specify `define macro name and value' type 'DEBUG=1\|DUMP_CODE=1\|DEBUG_CORE=<core you want to dump>'
134			`ifdef DUMP_CODE
135
136			`define LOGME $fwrite(ucode_file,
137			`else
138			`define LOGME $write(
139			`endif
140	158	diegovalve	`//---------------------------------------------------------------------------------`
141			`define TRUE 32'h1
142	178	diegovalve	`define FALSE 32'h0
143			`define RT_TRUE 48'b1
144			`define RT_FALSE 48'b0
145			`//---------------------------------------------------------------------------------`
146
147			`define GENERAL_PURPOSE_REG_ADDR_MASK `DATA_ADDRESS_WIDTH'h1F
148			`define VOID `DATA_ADDRESS_WIDTH'd0 //0000
149			`// Control register bits //`
150			`define CR_EN_LIGHTS 0
151			`define CR_EN_TEXTURE 1
152			`define CR_USER_AABBIU 2
153			`/ Swapping registers /`
154			`// Configuration Registers //`
155			`define CREG_LIGHT_INFO `DATA_ADDRESS_WIDTH'd0
156			`define CREG_CAMERA_POSITION `DATA_ADDRESS_WIDTH'd1
157			`define CREG_PROJECTION_WINDOW_MIN `DATA_ADDRESS_WIDTH'd2
158			`define CREG_PROJECTION_WINDOW_MAX `DATA_ADDRESS_WIDTH'd3
159			`define CREG_RESOLUTION `DATA_ADDRESS_WIDTH'd4
160			`define CREG_TEXTURE_SIZE `DATA_ADDRESS_WIDTH'd5
161			`define CREG_PIXEL_2D_INITIAL_POSITION `DATA_ADDRESS_WIDTH'd6
162			`define CREG_PIXEL_2D_FINAL_POSITION `DATA_ADDRESS_WIDTH'd7
163			`define CREG_MAX_PRIMITIVES `DATA_ADDRESS_WIDTH'd8
164			`define CREG_FIRST_LIGTH `DATA_ADDRESS_WIDTH'd10
165			`define CREG_FIRST_LIGTH_DIFFUSE `DATA_ADDRESS_WIDTH'd10
166			`//OK, so from address 0x06 to 0x0F is where the lights are,watch out values are harcoded`
167			`//for now!! (look in ROM.v for hardcoded values!!!)`
168
169
170			`//Don't change the order of the registers. CREG_V* and CREG_UV* registers`
171			`//need to be in that specific order for the triangle fetcher to work`
172			`//correctly!`
173
174			`define CREG_AABBMIN `DATA_ADDRESS_WIDTH'd42
175			`define CREG_AABBMAX `DATA_ADDRESS_WIDTH'd43
176			`define CREG_V0 `DATA_ADDRESS_WIDTH'd44
177			`define CREG_UV0 `DATA_ADDRESS_WIDTH'd45
178			`define CREG_V1 `DATA_ADDRESS_WIDTH'd46
179			`define CREG_UV1 `DATA_ADDRESS_WIDTH'd47
180			`define CREG_V2 `DATA_ADDRESS_WIDTH'd48
181			`define CREG_UV2 `DATA_ADDRESS_WIDTH'd49
182			`define CREG_TRI_DIFFUSE `DATA_ADDRESS_WIDTH'd50
183			`define CREG_TEX_COLOR1 `DATA_ADDRESS_WIDTH'd53
184			`define CREG_TEX_COLOR2 `DATA_ADDRESS_WIDTH'd54
185			`define CREG_TEX_COLOR3 `DATA_ADDRESS_WIDTH'd55
186			`define CREG_TEX_COLOR4 `DATA_ADDRESS_WIDTH'd56
187			`define CREG_TEX_COLOR5 `DATA_ADDRESS_WIDTH'd57
188			`define CREG_TEX_COLOR6 `DATA_ADDRESS_WIDTH'd58
189			`define CREG_TEX_COLOR7 `DATA_ADDRESS_WIDTH'd59
190
191
192			`/ Non-Swapping registers /`
193			`// User Registers //`
194			`//General Purpose registers, the user may put what ever he/she`
195			`//wants in here...`
196			`define C1 `DATA_ADDRESS_WIDTH'd64
197			`define C2 `DATA_ADDRESS_WIDTH'd65
198			`define C3 `DATA_ADDRESS_WIDTH'd66
199			`define C4 `DATA_ADDRESS_WIDTH'd67
200			`define C5 `DATA_ADDRESS_WIDTH'd68
201			`define C6 `DATA_ADDRESS_WIDTH'd69
202			`define C7 `DATA_ADDRESS_WIDTH'd70
203			`define R1 `DATA_ADDRESS_WIDTH'd71
204			`define R2 `DATA_ADDRESS_WIDTH'd72
205			`define R3 `DATA_ADDRESS_WIDTH'd73
206			`define R4 `DATA_ADDRESS_WIDTH'd74
207			`define R5 `DATA_ADDRESS_WIDTH'd75
208			`define R6 `DATA_ADDRESS_WIDTH'd76
209			`define R7 `DATA_ADDRESS_WIDTH'd77
210			`define R8 `DATA_ADDRESS_WIDTH'd78
211			`define R9 `DATA_ADDRESS_WIDTH'd79
212			`define R10 `DATA_ADDRESS_WIDTH'd80
213			`define R11 `DATA_ADDRESS_WIDTH'd81
214			`define R12 `DATA_ADDRESS_WIDTH'd82
215
216			`// Internal Registers //`
217			`define CREG_PROJECTION_WINDOW_SCALE `DATA_ADDRESS_WIDTH'd83
218			`define CREG_UNORMALIZED_DIRECTION `DATA_ADDRESS_WIDTH'd84
219			`define CREG_RAY_DIRECTION `DATA_ADDRESS_WIDTH'd85
220			`define CREG_E1_LAST `DATA_ADDRESS_WIDTH'd86
221			`define CREG_E2_LAST `DATA_ADDRESS_WIDTH'd87
222			`define CREG_T `DATA_ADDRESS_WIDTH'd88
223			`define CREG_P `DATA_ADDRESS_WIDTH'd89
224			`define CREG_Q `DATA_ADDRESS_WIDTH'd90
225			`define CREG_UV0_LAST `DATA_ADDRESS_WIDTH'd91
226			`define CREG_UV1_LAST `DATA_ADDRESS_WIDTH'd92
227			`define CREG_UV2_LAST `DATA_ADDRESS_WIDTH'd93
228			`define CREG_TRI_DIFFUSE_LAST `DATA_ADDRESS_WIDTH'd94
229			`define CREG_LAST_t `DATA_ADDRESS_WIDTH'd95
230			`define CREG_LAST_u `DATA_ADDRESS_WIDTH'd96 //0
231			`define CREG_LAST_v `DATA_ADDRESS_WIDTH'd97 //1
232			`define CREG_COLOR_ACC `DATA_ADDRESS_WIDTH'd98 //2
233			`define CREG_t `DATA_ADDRESS_WIDTH'd99 //3
234			`define CREG_E1 `DATA_ADDRESS_WIDTH'd100 //4
235			`define CREG_E2 `DATA_ADDRESS_WIDTH'd101 //5
236			`define CREG_DELTA `DATA_ADDRESS_WIDTH'd102 //6
237			`define CREG_u `DATA_ADDRESS_WIDTH'd103 //7
238			`define CREG_v `DATA_ADDRESS_WIDTH'd104 //8
239			`define CREG_H1 `DATA_ADDRESS_WIDTH'd105 //9
240			`define CREG_H2 `DATA_ADDRESS_WIDTH'd106 //10
241			`define CREG_H3 `DATA_ADDRESS_WIDTH'd107 //11
242			`define CREG_PIXEL_PITCH `DATA_ADDRESS_WIDTH'd108 //12
243
244			`define CREG_LAST_COL `DATA_ADDRESS_WIDTH'd109 //the last valid column, simply CREG_RESOLUTIONX - 1
245			`define CREG_TEXTURE_COLOR `DATA_ADDRESS_WIDTH'd110 //14
246			`define CREG_PIXEL_2D_POSITION `DATA_ADDRESS_WIDTH'd111 //15
247			`define CREG_TEXWEIGHT1 `DATA_ADDRESS_WIDTH'd112 //16
248			`define CREG_TEXWEIGHT2 `DATA_ADDRESS_WIDTH'd113 //17
249			`define CREG_TEXWEIGHT3 `DATA_ADDRESS_WIDTH'd114 //18
250			`define CREG_TEXWEIGHT4 `DATA_ADDRESS_WIDTH'd115 //19
251			`define CREG_TEX_COORD1 `DATA_ADDRESS_WIDTH'd116 //20
252			`define CREG_TEX_COORD2 `DATA_ADDRESS_WIDTH'd117 //21
253			`define R99 `DATA_ADDRESS_WIDTH'd118 //22
254			`define CREG_ZERO `DATA_ADDRESS_WIDTH'd119 //23
255			`define CREG_CURRENT_OUTPUT_PIXEL `DATA_ADDRESS_WIDTH'd120 //24
256			`define CREG_3 `DATA_ADDRESS_WIDTH'd121 //25
257			`define CREG_012 `DATA_ADDRESS_WIDTH'd122 //26
258			`define CREG_PRIMITIVE_COUNT `DATA_ADDRESS_WIDTH'd123 //27
259			`define CREG_HIT `DATA_ADDRESS_WIDTH'd124 //28
260
261			`// Ouput registers //`
262
263			`define OREG_PIXEL_COLOR `DATA_ADDRESS_WIDTH'd128
264			`define OREG_TEX_COORD1 `DATA_ADDRESS_WIDTH'd129
265			`define OREG_TEX_COORD2 `DATA_ADDRESS_WIDTH'd130
266			`define OREG_ADDR_O `DATA_ADDRESS_WIDTH'd131
267			`//-------------------------------------------------------------`
268			`//* Instruction Set *`
269			`//The order of the instructions is important here!. Don't change`
270			`//it unless you know what you are doing. For example all the 'SET'`
271			`//family of instructions have the MSB bit in 1. This means that`
272			`//if you add an instruction and the MSB=1, this instruction will treated`
273			`//as type II (see manual) meaning the second 32bit argument is expected to be`
274			`//an inmediate value instead of a register address!`
275			`//Another example is that in the JUMP family Bits 3 and 4 have a special`
276			`//meaning: b4b3 = 01 => X jump type, b4b3 = 10 => Y jump type, finally`
277			`//b4b3 = 11 means Z jump type.`
278			`//All this is just to tell you: Don't play with these values!`
279
280			`// * Type I Instructions (OP DST REG1 REG2) *`
281			`define NOP `INSTRUCTION_OP_LENGTH'b0_000000 //0
282			`define ADD `INSTRUCTION_OP_LENGTH'b0_000001 //1
283			`define SUB `INSTRUCTION_OP_LENGTH'b0_000010 //2
284			`define DIV `INSTRUCTION_OP_LENGTH'b0_000011 //3
285			`define MUL `INSTRUCTION_OP_LENGTH'b0_000100 //4
286			`define MAG `INSTRUCTION_OP_LENGTH'b0_000101 //5
287			`define COPY `INSTRUCTION_OP_LENGTH'b0_000111 //7
288			`define JGX `INSTRUCTION_OP_LENGTH'b0_001_000 //8
289			`define JLX `INSTRUCTION_OP_LENGTH'b0_001_001 //9
290			`define JEQX `INSTRUCTION_OP_LENGTH'b0_001_010 //10 - A
291			`define JNEX `INSTRUCTION_OP_LENGTH'b0_001_011 //11 - B
292			`define JGEX `INSTRUCTION_OP_LENGTH'b0_001_100 //12 - C
293			`define JLEX `INSTRUCTION_OP_LENGTH'b0_001_101 //13 - D
294			`define INC `INSTRUCTION_OP_LENGTH'b0_001_110 //14 - E
295			`define ZERO `INSTRUCTION_OP_LENGTH'b0_001_111 //15 - F
296			`define JGY `INSTRUCTION_OP_LENGTH'b0_010_000 //16
297			`define JLY `INSTRUCTION_OP_LENGTH'b0_010_001 //17
298			`define JEQY `INSTRUCTION_OP_LENGTH'b0_010_010 //18
299			`define JNEY `INSTRUCTION_OP_LENGTH'b0_010_011 //19
300			`define JGEY `INSTRUCTION_OP_LENGTH'b0_010_100 //20
301			`define JLEY `INSTRUCTION_OP_LENGTH'b0_010_101 //21
302			`define CROSS `INSTRUCTION_OP_LENGTH'b0_010_110 //22
303			`define DOT `INSTRUCTION_OP_LENGTH'b0_010_111 //23
304			`define JGZ `INSTRUCTION_OP_LENGTH'b0_011_000 //24
305			`define JLZ `INSTRUCTION_OP_LENGTH'b0_011_001 //25
306			`define JEQZ `INSTRUCTION_OP_LENGTH'b0_011_010 //26
307			`define JNEZ `INSTRUCTION_OP_LENGTH'b0_011_011 //27
308			`define JGEZ `INSTRUCTION_OP_LENGTH'b0_011_100 //28
309			`define JLEZ `INSTRUCTION_OP_LENGTH'b0_011_101 //29
310
311			`//The next instruction is for simulation debug only`
312			`//not to be synthetized! Pretty much behaves the same`
313			`//as a NOP, only that prints the register value to`
314			`//a log file called 'Registers.log'`
315			`ifdef DEBUG
316			`define DEBUG_PRINT `INSTRUCTION_OP_LENGTH'b0_011_110 //30
317			`endif
318
319			`define MULP `INSTRUCTION_OP_LENGTH'b0_011_111 //31 R1.z = S1.x * S1.y
320			`define MOD `INSTRUCTION_OP_LENGTH'b0_100_000 //32 R = MODULO( S1,S2 )
321			`define FRAC `INSTRUCTION_OP_LENGTH'b0_100_001 //33 R =FractionalPart( S1 )
322			`define INTP `INSTRUCTION_OP_LENGTH'b0_100_010 //34 R =IntergerPart( S1 )
323			`define NEG `INSTRUCTION_OP_LENGTH'b0_100_011 //35 R = -S1
324			`define DEC `INSTRUCTION_OP_LENGTH'b0_100_100 //36 R = S1--
325			`define XCHANGEX `INSTRUCTION_OP_LENGTH'b0_100_101 // R.x = S2.x, R.y = S1.y, R.z = S1.z
326			`define XCHANGEY `INSTRUCTION_OP_LENGTH'b0_100_110 // R.x = S1.x, R.y = S2.y, R.z = S1.z
327			`define XCHANGEZ `INSTRUCTION_OP_LENGTH'b0_100_111 // R.x = S1.x, R.y = S1.y, R.z = S2.z
328			`define IMUL `INSTRUCTION_OP_LENGTH'b0_101_000 // R = INTEGER( S1 * S2 )
329			`define UNSCALE `INSTRUCTION_OP_LENGTH'b0_101_001 // R = S1 >> SCALE
330			`define RESCALE `INSTRUCTION_OP_LENGTH'b0_101_010 // R = S1 << SCALE
331			`define INCX `INSTRUCTION_OP_LENGTH'b0_101_011 // R.X = S1.X + 1
332			`define INCY `INSTRUCTION_OP_LENGTH'b0_101_100 // R.Y = S1.Y + 1
333	158	diegovalve	`define INCZ `INSTRUCTION_OP_LENGTH'b0_101_101 // R.Z = S1.Z + 1
334	178	diegovalve	`define OMWRITE `INSTRUCTION_OP_LENGTH'b0_101_111 //47 IO write to O memory
335	158	diegovalve	`define TMREAD `INSTRUCTION_OP_LENGTH'b0_110_000 //48 IO read from T memory
336	178	diegovalve	`define LEA `INSTRUCTION_OP_LENGTH'b0_110_001 //49 Load effective address
337
338			`//* Type II Instructions (OP DST REG1 IMM) *`
339			`define RETURN `INSTRUCTION_OP_LENGTH'b1_000000 //64 0x40
340			`define SETX `INSTRUCTION_OP_LENGTH'b1_000001 //65 0x41
341			`define SETY `INSTRUCTION_OP_LENGTH'b1_000010 //66
342			`define SETZ `INSTRUCTION_OP_LENGTH'b1_000011 //67
343			`define SWIZZLE3D `INSTRUCTION_OP_LENGTH'b1_000100 //68
344	158	diegovalve	`define JMP `INSTRUCTION_OP_LENGTH'b1_011000 //56
345			`define CALL `INSTRUCTION_OP_LENGTH'b1_011001 //57
346	178	diegovalve	`define RET `INSTRUCTION_OP_LENGTH'b1_011010 //58
347	158	diegovalve
348	178	diegovalve	`//-------------------------------------------------------------`
349
350			`//All the posible values for the SWIZZLE3D instruction are defined next`
351			`define SWIZZLE_XXX 32'd0
352			`define SWIZZLE_YYY 32'd1
353			`define SWIZZLE_ZZZ 32'd2
354			`define SWIZZLE_XYY 32'd3
355			`define SWIZZLE_XXY 32'd4
356			`define SWIZZLE_XZZ 32'd5
357			`define SWIZZLE_XXZ 32'd6
358			`define SWIZZLE_YXX 32'd7
359			`define SWIZZLE_YYX 32'd8
360			`define SWIZZLE_YZZ 32'd9
361			`define SWIZZLE_YYZ 32'd10
362			`define SWIZZLE_ZXX 32'd11
363			`define SWIZZLE_ZZX 32'd12
364			`define SWIZZLE_ZYY 32'd13
365			`define SWIZZLE_ZZY 32'd14
366			`define SWIZZLE_XZX 32'd15
367			`define SWIZZLE_XYX 32'd16
368			`define SWIZZLE_YXY 32'd17
369			`define SWIZZLE_YZY 32'd18
370			`define SWIZZLE_ZXZ 32'd19
371			`define SWIZZLE_ZYZ 32'd20
372			`define SWIZZLE_YXZ 32'd21
373
374

Browse

Tools

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [icarus_version/] [rtl/] [aDefinitions.v] - Blame information for rev 191