OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [rtl/] [verilog/] [memory/] [syncRam2kx8_1rw2r.v] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 robfinch
/* ===============================================================
2
        (C) 2006  Robert Finch
3
        All rights reserved.
4
        rob@birdcomputer.ca
5
 
6
        syncRam2kx8_1rw1r.v
7
 
8
        This source code is free for use and modification for
9
        non-commercial or evaluation purposes, provided this
10
        copyright statement and disclaimer remains present in
11
        the file.
12
 
13
        If you do modify the code, please state the origin and
14
        note that you have modified the code.
15
 
16
        NO WARRANTY.
17
        THIS Work, IS PROVIDEDED "AS IS" WITH NO WARRANTIES OF
18
        ANY KIND, WHETHER EXPRESS OR IMPLIED. The user must assume
19
        the entire risk of using the Work.
20
 
21
        IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
22
        ANY INCIDENTAL, CONSEQUENTIAL, OR PUNITIVE DAMAGES
23
        WHATSOEVER RELATING TO THE USE OF THIS WORK, OR YOUR
24
        RELATIONSHIP WITH THE AUTHOR.
25
 
26
        IN ADDITION, IN NO EVENT DOES THE AUTHOR AUTHORIZE YOU
27
        TO USE THE WORK IN APPLICATIONS OR SYSTEMS WHERE THE
28
        WORK'S FAILURE TO PERFORM CAN REASONABLY BE EXPECTED
29
        TO RESULT IN A SIGNIFICANT PHYSICAL INJURY, OR IN LOSS
30
        OF LIFE. ANY SUCH USE BY YOU IS ENTIRELY AT YOUR OWN RISK,
31
        AND YOU AGREE TO HOLD THE AUTHOR AND CONTRIBUTORS HARMLESS
32
        FROM ANY CLAIMS OR LOSSES RELATING TO SUCH UNAUTHORIZED
33
        USE.
34
 
35
 
36
=============================================================== */
37
 
38
`define SYNTHESIS
39
`define VENDOR_XILINX
40
`define SPARTAN3
41
 
42
module syncRam2kx8_1rw2r(
43
        input wrst,
44
        input wclk,
45
        input wce,
46
        input we,
47
        input [10:0] wadr,
48
        input [7:0] i,
49
        output [7:0] wo,
50
        input rrst,
51
        input rclk,
52
        input rce,
53
        input [10:0] radr0,
54
        output [7:0] o0,
55
        input [10:0] radr1,
56
        output [7:0] o1
57
);
58
 
59
`ifdef SYNTHESIS
60
`ifdef VENDOR_XILINX
61
 
62
`ifdef SPARTAN3
63
        RAMB16_S9_S9 ram0(
64
                .CLKA(wclk), .ADDRA(wadr), .DIA(i), .DIPA(^i), .DOA(wo), .ENA(wce), .WEA(we), .SSRA(wrst),
65
                .CLKB(rclk), .ADDRB(radr0), .DIB(8'hFF), .DIPB(1'b1), .DOB(o0), .ENB(rce), .WEB(1'b0), .SSRB(rrst)  );
66
        RAMB16_S9_S9 ram0(
67
                .CLKA(wclk), .ADDRA(wadr), .DIA(i), .DIPA(^i), .DOA(wo), .ENA(wce), .WEA(we), .SSRA(wrst),
68
                .CLKB(rclk), .ADDRB(radr1), .DIB(8'hFF), .DIPB(1'b1), .DOB(o1), .ENB(rce), .WEB(1'b0), .SSRB(rrst)  );
69
`endif
70
 
71
`endif
72
 
73
`endif
74
 
75
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.