URL
https://opencores.org/ocsvn/tinycpu/tinycpu/trunk
[/] [tinycpu/] [trunk/] [src/] [bootrom.vhd] - Blame information for rev 39
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
39 |
earlz |
|
| 2 |
|
|
library ieee;
|
| 3 |
|
|
use ieee.std_logic_1164.all;
|
| 4 |
|
|
use IEEE.NUMERIC_STD.ALL;
|
| 5 |
|
|
|
| 6 |
|
|
entity bootrom is
|
| 7 |
|
|
port (CLK : in std_logic;
|
| 8 |
|
|
EN : in std_logic;
|
| 9 |
|
|
ADDR : in std_logic_vector(4 downto 0);
|
| 10 |
|
|
DATA : out std_logic_vector(15 downto 0));
|
| 11 |
|
|
end bootrom;
|
| 12 |
|
|
|
| 13 |
|
|
architecture syn of bootrom is
|
| 14 |
|
|
constant ROMSIZE: integer := 64;
|
| 15 |
|
|
type ROM_TYPE is array(ROMSIZE/2-1 downto 0) of std_logic_vector(15 downto 0);
|
| 16 |
|
|
signal ROM: ROM_TYPE := (x"0801", x"0a01", x"58a3", x"0600", x"0402", x"5063", x"4040", x"3007", x"1701", x"3006", x"1700", x"0e16",
|
| 17 |
|
|
x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000", x"0000");
|
| 18 |
|
|
signal rdata : std_logic_vector(15 downto 0);
|
| 19 |
|
|
begin
|
| 20 |
|
|
|
| 21 |
|
|
rdata <= ROM(to_integer(unsigned(ADDR)));
|
| 22 |
|
|
|
| 23 |
|
|
process (CLK)
|
| 24 |
|
|
begin
|
| 25 |
|
|
if (CLK'event and CLK = '1') then
|
| 26 |
|
|
if (EN = '1') then
|
| 27 |
|
|
DATA <= rdata;
|
| 28 |
|
|
end if;
|
| 29 |
|
|
end if;
|
| 30 |
|
|
end process;
|
| 31 |
|
|
|
| 32 |
|
|
end syn;
|
| 33 |
|
|
|
| 34 |
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.