OpenCores
URL https://opencores.org/ocsvn/tinyvliw8/tinyvliw8/trunk

Subversion Repositories tinyvliw8

[/] [tinyvliw8/] [trunk/] [design/] [AlteraDK1/] [dataMem.cmp] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 steckol
--Copyright (C) 1991-2011 Altera Corporation
2
--Your use of Altera Corporation's design tools, logic functions
3
--and other software and tools, and its AMPP partner logic
4
--functions, and any output files from any of the foregoing
5
--(including device programming or simulation files), and any
6
--associated documentation or information are expressly subject
7
--to the terms and conditions of the Altera Program License
8
--Subscription Agreement, Altera MegaCore Function License
9
--Agreement, or other applicable license agreement, including,
10
--without limitation, that your use is for the sole purpose of
11
--programming logic devices manufactured by Altera and sold by
12
--Altera or its authorized distributors.  Please refer to the
13
--applicable agreement for further details.
14
 
15
 
16
component dataMem
17
        PORT
18
        (
19
                address         : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
20
                data            : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
21
                inclock         : IN STD_LOGIC  := '1';
22
                outclock                : IN STD_LOGIC ;
23
                wren            : IN STD_LOGIC ;
24
                q               : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
25
        );
26
end component;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.